

Intel® OpenSource HD Graphics Programmer's Reference Manual (PRM)

Supplement 1 to SNB - Volume 3 Part 3: PCH Display Registers (SandyBridge)

For the 2011 Intel Core Processor Family

May 2016

Revision 1.0

NOTICE:

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation



Creative Commons License

You are free to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The SandyBridge chipset family, Havendale/Auburndale chipset family, Intel® 965 Express Chipset Family, Intel® G35 Express Chipset, and Intel® 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel® sales office or your distributor to obtain the latest specifications and before placing your product order. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel®. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2011, Intel Corporation. All rights reserved.



This document supplements the Intel® OpenSource HD Graphics Programmer's Reference Manual (PRM), Volume 3 Part 3: PCH Display Registers (SandyBridge).

Section 1.1.4 Register Instances and Address Offsets of the document refers to a missing spreadsheet that contains address offset values for PCH Registers. Below is this spreadsheet that lists all address offset values for all of the PCH registers.

Included are the start and stop address values, along with the Short Name, Format, and Full Name of each register. Please refer to this table when reading section 1.1.4. Subsequent project specifications do include address offset values within each PCH register.

Address Offset Values for SNB PCH Registers Start Stop **Address Address Format Full Name Short name** South DE Interrupt 0xC4000 0xC4003 SDE ISR **ISR** Status South DE Interrupt 0xC4007 **IMR** 0xC4004 SDE IMR Mask South DE Interrupt 0xC4008 0xC400B SDE_IIR IIR Identity South DE Interrupt 0xC400C 0xC400F SDE_IER **IER** Enable South Hot Plua 0xC4030 0xC4033 SHOTPLUG CTL SHOTPLUG CTL control **GPIO CTL [0-5] GPIO Control** 0xC5010 0xC5027 GPIO CTL [0-5] GMBUS0 Clock/Port 0xC5100 0xC5103 GMBUS0 GMBUS0 Select GMBUS1 0xC5104 0xC5107 GMBUS1 GMBUS1 Command/Status 0xC5108 0xC510B GMBUS2 GMBUS2 GMBUS2 Status **GMBUS3** Data 0xC510C 0xC510F GMBUS3 GMBUS3 Buffer GMBUS4 Interrupt 0xC5110 0xC5113 GMBUS4 GMBUS4 Mask GMBUS5 2 Byte 0xC5120 0xC5123 GMBUS5 GMBUS5 Index DPLL_CTL_A 0xC6014 0xC6017 DPLL CTL **DPLLA Control** DPLL_CTL_B 0xC6018 0xC601B **DPLLB Control** DPLL CTL DPLL_FP0 0xC6040 0xC6043 DPLL_FP0_A DPLLA Divisor 0 DPLL FP1 A DPLL FP1 **DPLLA Divisor 1** 0xC6044 0xC6047 DPLL_FP0 **DPLLB Divisor 0** 0xC6048 0xC604B DPLL_FP0_B **DPLLB Divisor 1** 0xC604C 0xC604F DPLL FP1 B DPLL FP1 Display Reference 0xC6200 0xC6203 DREF CTL DREF CTL Clock Control 0xC6204 0xC6207 RAWCLK FREQ RAWCLK FREQ Rawclk Frequency SSC4 Parameters 0xC6210 0xC6213 SSC4 PARMS SSC4 PARMS 0xC7000 DPLL SEL DPLL SEL **DPLL Select** 0xC7003

PP STATUS

PP CONTROL

0xC7203

0xC7207

PP_STATUS

PP CONTROL

0xC7200

0xC7204

Panel Power Status

Panel Power Control



Address	Offset	Values f	or SNB	PCH Reg	gisters
----------------	--------	----------	--------	---------	---------

Start Address	Stop Address	Short name	Format	Full Name
				Panel Power On
0xC7208	0xC720B	PP_ON_DELAYS	PP_ON_DELAYS	Sequencing Delays
0.07000	0.07005	DD OFF DELAYO		Panel Power Off
0xC720C	0xC720F	PP_OFF_DELAYS	PP_OFF_DELAYS	Sequencing Delays
				Panel Power Cycle Delay and
0xC7210	0xC7213	PP_DIVISOR	PP_DIVISOR	Reference Divisor
				South BLM Control
0xC8250	0xC8253	SBLC_PWM_CTL1	SBLC_PWM_CTL1	1
				South BLM Control
0xC8254	0xC8257	SBLC_PWM_CTL2	SBLC_PWM_CTL2	2
0xE0000	0xE0003	TRANS_HTOTAL_A	HTOTAL	Transcoder A Horizontal Total
UXE0000	0XE0003	TRANS_HTOTAL_A	HIOTAL	Transcoder A
0xE0004	0xE0007	TRANS_HBLANK_A	HBLANK	Horizontal Blank
				Transcoder A
0xE0008	0xE000B	TRANS_HSYNC_A	HSYNC	Horizontal Sync
			\	Transcoder A
0xE000C	0xE000F	TRANS_VTOTAL_A	VTOTAL	Vertical Total
0xE0010	0xE0013	TRANS_VBLANK_A	VBLANK	Transcoder A Vertical Blank
OXEOUTO	OXLO013	TRANO_VBLANI_A	VBEAINIX	Transcoder A
0xE0014	0xE0017	TRANS_VSYNC_A	VSYNC	Vertical Sync
				Transcoder A
0xE0028	0xE002B	TRANS_VSYNCSHIFT_A	VSYNCSHIFT	Vertical Sync Shift
. 50000	0 50000	TRANC BATANA A	5.744	Transcoder A Data
0xE0030	0xE0033	TRANS_DATAM1_A	DATAM	M value 1 Transcoder A Data
0xE0034	0xE0037	TRANS_DATAN1_A	DATAN	N value 1
OXECCO I	OXEGGG!	110,000_57(17,001_7)	DATA TALL	Transcoder A Data
0xE0038	0xE003B	TRANS_DATAM2_A	DATAM	M value 2
				Transcoder A Data
0xE003C	0xE003F	TRANS_DATAN2_A	DATAN	N value 2
0xE0040	0xE0043	TRANS_LINKM1_A	LINKM	Transcoder A Link M value 1
0XE0040	UXE0043	TRANS_LINKWI_A	LINKIVI	Transcoder A Link N
0xE0044	0xE0047	TRANS_LINKN1_A	LINKN	value 1
				Transcoder A Link
0xE0048	0xE004B	TRANS_LINKM2_A	LINKM	M value 2
				Transcoder A Link N
0xE004C	0xE004F	TRANS_LINKN2_A	LINKN	value 2
				Transcoder A Video Data Island Packet
0xE0200	0xE0203	VIDEO DIP CTL A	VIDEO_DIP_CTL	Control
3	5/120200			Transcoder A Video
				Data Island Packet
0xE0208	0xE020B	VIDEO_DIP_DATA_A	VIDEO_DIP_DATA	Data



Start	Ston			
Address	Stop Address	Short name	Format	Full Name
				Transcoder A Video
0xE0210	0xE0213	VIDEO_DIP_GCP_A	VIDEO_DIP_GCP	Data Island Payload
				Transcoder A
0xE0300	0xE0303	TRANS_DP_CTL_A	TRANS_DP_CTL	DisplayPort Control
				Transcoder B
0xE1000	0xE1003	TRANS_HTOTAL_B	HTOTAL	Horizontal Total
0.454004	0.454007	TDANG LIDI ANIK D	LIDLANIK	Transcoder B
0xE1004	0xE1007	TRANS_HBLANK_B	HBLANK	Horizontal Blank Transcoder B
0xE1008	0xE100B	TRANS_HSYNC_B	HSYNC	Horizontal Sync
0XL 1000	OXL TOOL	TRANS_HSTNC_B	TISTING	Transcoder B
0xE100C	0xE100F	TRANS_VTOTAL_B	VTOTAL	Vertical Total
				Transcoder B
0xE1010	0xE1013	TRANS_VBLANK_B	VBLANK	Vertical Blank
				Transcoder B
0xE1014	0xE1017	TRANS_VSYNC_B	VSYNC	Vertical Sync
				Transcoder B
0xE1028	0xE102B	TRANS_VSYNCSHIFT_B	VSYNCSHIFT	Vertical Sync Shift
0.54000	0.54000	TRANS BATANA B	DATAM	Transcoder B Data
0xE1030	0xE1033	TRANS_DATAM1_B	DATAM	M value 1
0xE1034	0xE1037	TRANS_DATAN1_B	DATAN	Transcoder B Data N value 1
0XL 1034	0XL 1037	TIVAINO_DATAINT_B	DATAN	Transcoder B Data
0xE1038	0xE103B	TRANS_DATAM2_B	DATAM	M value 2
				Transcoder B Data
0xE103C	0xE103F	TRANS_DATAN2_B	DATAN	N value 2
				Transcoder B Link
0xE1040	0xE1043	TRANS_LINKM1_B	LINKM	M value 1
				Transcoder B Link N
0xE1044	0xE1047	TRANS_LINKN1_B	LINKN	value 1
0xE1048	0xE104B	TRANS_LINKM2_B	LINKM	Transcoder B Link M value 2
UXE 1046	UXE 104B	TRAINS_LIINKWZ_B	LINKIVI	Transcoder B Link N
0xE104C	0xE104F	TRANS_LINKN2_B	LINKN	value 2
OKETOTO	OXETOTI	110 110		Analog Port CRT
0xE1100	0xE1103	DAC_CTL	DAC_CTL	DAC Control
0xE1140	0xE1143	HDMI_CTL_B	HDMI_CTL	HDMI Port B Control
0xE1150	0xE1153	HDMI_CTL_C	HDMI_CTL	HDMI Port C Control
0xE1160	0xE1163	HDMI_CTL_D	HDMI_CTL	HDMI Port D Control
0xE1180	0xE1183	LVDS_CTL	LVDS_CTL	LVDS Port Control
				Transcoder B Video
				Data Island Packet
0xE1200	0xE1203	VIDEO_DIP_CTL_B	VIDEO_DIP_CTL	Control
				Transcoder B Video
0.454000	0./54000	VIDEO DID DATA D	VIDEO DID DATA	Data Island Packet
0xE1208	0xE120B	VIDEO_DIP_DATA_B	VIDEO_DIP_DATA	Data



Start Address	Stop Address	Short name	Format	Full Name
				Transcoder B Video
0xE1210	0xE1213	VIDEO_DIP_GCP_B	VIDEO_DIP_GCP	Data Island Payload
				Transcoder B
0xE1300	0xE1303	TRANS_DP_CTL_B	TRANS_DP_CTL	DisplayPort Control
. =	. =			Transcoder C
0xE2000	0xE2003	TRANS_HTOTAL_C	HTOTAL	Horizontal Total
0	0	TDANC LIDI ANIC C	LIDLANIZ	Transcoder C Horizontal Blank
0xE2004	0xE2007	TRANS_HBLANK_C	HBLANK	Transcoder C
0xE2008	0xE200B	TRANS_HSYNC_C	HSYNC	Horizontal Sync
0XL2000	UXLZUUD	TIVANO_FIGURE	1101110	Transcoder C
0xE200C	0xE200F	TRANS_VTOTAL_C	VTOTAL	Vertical Total
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Transcoder C
0xE2010	0xE2013	TRANS_VBLANK_C	VBLANK	Vertical Blank
				Transcoder C
0xE2014	0xE2017	TRANS_VSYNC_C	VSYNC	Vertical Sync
				Transcoder C
0xE2028	0xE202B	TRANS_VSYNCSHIFT_C	VSYNCSHIFT	Vertical Sync Shift
				Transcoder C Data
0xE2030	0xE2033	TRANS_DATAM1_C	DATAM	M value 1
0 50004	0 50007	TRANC BATANIA O	DATAN	Transcoder C Data
0xE2034	0xE2037	TRANS_DATAN1_C	DATAN	N value 1
0xE2038	0.45002B	TRANS DATAMS C	DATAM	Transcoder C Data M value 2
UXE2U36	0xE203B	TRANS_DATAM2_C	DATAM	Transcoder C Data
0xE203C	0xE203F	TRANS_DATAN2_C	DATAN	N value 2
OXEZOOO	OXEZOOI	110.040_B/(1/042_0	D/(I/(IV	Transcoder C Link
0xE2040	0xE2043	TRANS_LINKM1_C	LINKM	M value 1
				Transcoder C Link
0xE2044	0xE2047	TRANS_LINKN1_C	LINKN	N value 1
				Transcoder C Link
0xE2048	0xE204B	TRANS_LINKM2_C	LINKM	M value 2
				Transcoder C Link
0xE204C	0xE204F	TRANS_LINKN2_C	LINKN	N value 2
				Transcoder C Video
0 50000	0 50000	VIDEO DID OTI O	VIDEO DID OTI	Data Island Packet
0xE2200	0xE2203	VIDEO_DIP_CTL_C	VIDEO_DIP_CTL	Control
				Transcoder C Video
0xE2208	0xE220B	VIDEO_DIP_DATA_C	VIDEO_DIP_DATA	Data Island Packet Data
UXEZZUO	UXEZZUB	VIDEO_DIF_DATA_C	VIDEO_DIF_DATA	Transcoder C Video
0xE2210	0xE2213	VIDEO_DIP_GCP_C	VIDEO_DIP_GCP	Data Island Payload
3/12210	JAL2210	1.520_511 _001 _0	1.525_5501	Transcoder C
0xE2300	0xE2303	TRANS_DP_CTL_C	TRANS_DP_CTL	DisplayPort Control
				DisplayPort B
0xE4100	0xE4103	DP_CTL_B	DP_CTL	Control
0xE4110	0xE4113	DP_AUX_CTL_B	DP_AUX_CTL	DisplayPort B AUX
	l	<u> </u>		



Start Address	Stop Address	Short name	Format	Full Name
				Channel Control
				DisplayPort B AUX
0xE4114	0xE4127	DP_AUX_DATA_[1-5]_B	DP_AUX_DATA_[1-5]	Channel Data
				DisplayPort C
0xE4200	0xE4203	DP_CTL_C	DP_CTL	Control
				DisplayPort C AUX
0xE4210	0xE4213	DP_AUX_CTL_C	DP_AUX_CTL	Channel Control
0	OvE 4007	DD ALLY DATA (4.51.C	DD ALLY DATA (4.5)	DisplayPort C AUX Channel Data
0xE4214	0xE4227	DP_AUX_DATA_[1-5]_C	DP_AUX_DATA_[1-5]	DisplayPort D
0xE4300	0xE4303	DP_CTL_D	DP_CTL	Control
0XL4300	UXL4303	DI_CIL_D	DI_CIL	DisplayPort D AUX
0xE4310	0xE4313	DP_AUX_CTL_D	DP_AUX_CTL	Channel Control
0.21010	0/12 10 10	21 <u></u>	21 <u></u>	DisplayPort D AUX
0xE4314	0xE4327	DP_AUX_DATA_[1-5]_D	DP_AUX_DATA_[1-5]	Channel Data
				DP Buffer
0xE4F00	0xE4F27	DP_BUFTRANS_[0-9]	DP_BUFTRANS_[0-9]	Translation
				Audio Configuration
0xE5000	0xE5003	AUD_CONFIG_A	AUD_CONFIG	Transcoder A
				Audio Misc Control
0xE5010	0xE5013	AUD_MISC_CTRL_A	AUD_MISC_CTRL	Transcoder A
055000	055000	ALID VID DID	ALID VID DID	Audio Vendor ID /
0xE5020	0xE5023	AUD_VID_DID	AUD_VID_DID	Device ID
0xE5024	0xE5027	AUD_RID	AUD_RID	Audio Revision ID Audio CTS
				Programming
				Enable Transcoder
0xE5028	0xE502B	AUD_CTS_ENABLE_A	AUD_CTS_ENABLE	A
0xE504C	0xE504F	AUD PWRST	AUD PWRST	Audio Power State
0.1200.0	<u> </u>			Audio HDMI Data
				EDID Block
0xE5050	0xE5053	AUD_HDMIW_HDMIEDID_A	AUD_HDMIW_HDMIEDID	Transcoder A
				Audio Widget Data
				Island Packet
0xE5054	0xE5057	AUD_HDMIW_INFOFR_A	AUD_HDMIW_INFOFR	Transcoder A
055070	055075	ALID DODT EN LID OFO	ALID DODT EN LID OFO	Audio Port Enable
0xE507C	0xE507F	AUD_PORT_EN_HD_CFG	AUD_PORT_EN_HD_CFG	HDAudio Config
0xE5080	0xE5083	AUD_OUT_DIG_CNVT_A	AUD_OUT_DIG_CNVT	Audio Digital Converter A
UXL3000	UXL3003	AOD_OOT_DIG_CIVIT_A	AOD_OOT_DIG_CIVI	Audio Stream
				Descriptor Format
0xE5084	0xE5087	AUD_OUT_STR_DESC_A	AUD_OUT_STR_DESC	Converter A
				Audio Channel ID
0xE5088	0xE508B	AUD_OUT_CH_STR	AUD_OUT_CH_STR	and Stream ID
				Audio Connection
0xE50A8	0xE50AB	AUD_PINW_CONNLNG_LIST	AUD_PINW_CONNLNG_LIST	List
0xE50AC	0xE50AF	AUD_PINW_CONNLNG_SEL	AUD_PINW_CONNLNG_SEL	Audio Connection



_					
Start Address	Stop Address	Short name	Format	Full Name	
Addiess	Address	Short hame	Tomat	Select	
				Audio Control State	
0xE50B4	0xE50B7	AUD_CNTL_ST_A	AUD_CNTL_ST	Transcoder A	
				Audio Control State	
0xE50C0	0xE50C3	AUD_CNTRL_ST2	AUD_CNTRL_ST2	2	
				Audio Control State	
0xE50C4	0xE50C7	AUD_CNTRL_ST3	AUD_CNTRL_ST3	3	
0xE50D4	0xE50D7	AUD_HDMIW_STATUS	AUD_HDMIW_STATUS	Audio HDMI Status	
0xE5100	0xE5103	AUD_CONFIG_B	AUD_CONFIG	Audio Configuration Transcoder B	
0XE3100	UXE3103	AOD_CONFIG_B	AUD_CONFIG	Audio Misc Control	
0xE5110	0xE5113	AUD_MISC_CTRL_B	AUD_MISC_CTRL	Transcoder B	
				Audio CTS	
				Programming	
			<u></u>	Enable Transcoder	
0xE5128	0xE512B	AUD_CTS_ENABLE_B	AUD_CTS_ENABLE	B B B B B B B B B B B B B B B B B B B	
				Audio HDMI Data EDID Block	
0xE5150	0xE5153	AUD_HDMIW_HDMIEDID_B	AUD_HDMIW_HDMIEDID	Transcoder B	
OXECTOO	OXECTOO	//OB_HBMIW_HBMIEBIB_B	7.00_110MIVV_110MICDIO	Audio Widget Data	
				Island Packet	
0xE5154	0xE5157	AUD_HDMIW_INFOFR_B	AUD_HDMIW_INFOFR	Transcoder B	
				Audio Digital	
0xE5180	0xE5183	AUD_OUT_DIG_CNVT_B	AUD_OUT_DIG_CNVT	Converter B	
				Audio Stream	
0xE5184	0xE5187	AUD_OUT_STR_DESC_B	AUD_OUT_STR_DESC	Descriptor Format Converter B	
0XL3104	UXES107	AOD_OO1_STK_DESC_B	AOD_OOT_STR_DESC	Audio Control State	
0xE51B4	0xE51B7	AUD_CNTL_ST_B	AUD_CNTL_ST	Transcoder B	
				Audio Configuration	
0xE5200	0xE5203	AUD_CONFIG_C	AUD_CONFIG	Transcoder B	
. ==0.10	. ===.			Audio Misc Control	
0xE5210	0xE5213	AUD_MISC_CTRL_C	AUD_MISC_CTRL	Transcoder B	
				Audio CTS Programming	
				Enable Transcoder	
0xE5228	0xE522B	AUD_CTS_ENABLE_C	AUD_CTS_ENABLE	В	
				Audio HDMI Data	
				EDID Block	
0xE5250	0xE5253	AUD_HDMIW_HDMIEDID_C	AUD_HDMIW_HDMIEDID	Transcoder B	
				Audio Widget Data	
0xE5254	0xE5257	AUD HDMIW INFOFR C	AUD HDMIW INFOFR	Island Packet Transcoder B	
UALUZU 4	UNLUZUI	AGD_HDIVIIW_INFOFK_C	AOD_HOWINV_INI OF IX	Audio Digital	
0xE5280	0xE5283	AUD_OUT_DIG_CNVT_C	AUD_OUT_DIG_CNVT	Converter B	
-				Audio Stream	
0xE5284	0xE5287	AUD_OUT_STR_DESC_C	AUD_OUT_STR_DESC	Descriptor Format	



Start Address	Stop Address	Short name	Format	Full Name
Addition	71441000	Chort hams	Tomat	Converter B
				Audio Control State
0xE52B4	0xE52B7	AUD_CNTL_ST_C	AUD_CNTL_ST	Transcoder B
0xF0008	0xF000B	TRANS_CONF_A	TRANS_CONF	Transcoder A Config
0xF000C	0xF000F	FDI_RX_CTL_A	FDI_RX_CTL	FDI A RX Control
0. 50040	0 50040	EDI DV MICO A	EDI DV MICO	FDI A RX
0xF0010	0xF0013	FDI_RX_MISC_A	FDI_RX_MISC	Miscellaneous
0xF0014	0xF0017	FDI_RX_IIR_A	FDI_RX_IIR	FDI A RX Interrupt Identity
	5/11 00 17	1 21_10 (_111 (_) (1.51_1.0(FDI A RX Interrupt
0xF0018	0xF001B	FDI_RX_IMR_A	FDI_RX_IMR	Mask
0xF0030	0xF0033	FDI_RX_TUSIZE_1_A	FDI_RX_TUSIZE	FDI A RX TU Size 1
0xF0038	0xF003B	FDI_RX_TUSIZE_2_A	FDI_RX_TUSIZE	FDI A RX TU Size 2
0xF1008	0xF100B	TRANS_CONF_B	TRANS_CONF	Transcoder B Config
0xF100C	0xF100F	FDI RX CTL B	FDI RX CTL	FDI B RX Control
				FDI B RX
0xF1010	0xF1013	FDI_RX_MISC_B	FDI_RX_MISC	Miscellaneous
				FDI B RX Interrupt
0xF1014	0xF1017	FDI_RX_IIR_B	FDI_RX_IIR	Identity
0xF1018	0xF101B	FDI_RX_IMR_B	FDI_RX_IMR	FDI B RX Interrupt Mask
0xF1030	0xF1033	FDI_RX_TUSIZE_1_B	FDI_RX_TUSIZE	FDI B RX TU Size 1
0xF1038	0xF103B	FDI_RX_TUSIZE_2_B	FDI RX TUSIZE	FDI B RX TU Size 2
				Transcoder C
0xF2008	0xF200B	TRANS_CONF_C	TRANS_CONF	Config
0xF200C	0xF200F	FDI_RX_CTL_C	FDI_RX_CTL	FDI C RX Control
				FDI C RX
0xF2010	0xF2013	FDI_RX_MISC_C	FDI_RX_MISC	Miscellaneous
0xF2014	0xF2017	FDI_RX_IIR_C	FDI_RX_IIR	FDI C RX Interrupt Identity
5.1. 2 011	OXI 2017			FDI C RX Interrupt
0xF2018	0xF201B	FDI_RX_IMR_C	FDI_RX_IMR	Mask
0xF2030	0xF2033	FDI_RX_TUSIZE_1_C	FDI_RX_TUSIZE	FDI C RX TU Size 1
0xF2038	0xF203B	FDI RX TUSIZE 2 C	FDI RX TUSIZE	FDI C RX TU Size 2