



# **Intel® Open Source HD Graphics Programmers' Reference Manual (PRM)**

## **Volume 2c: Command Reference: Register Addresses**

For the 2014-2015 Intel Atom™ Processors, Celeron™ Processors and Pentium™ Processors based on the "Cherry Trail/Braswell" Platform  
(Cherryview/Braswell graphics)

June 2015, Revision 1.0

## Creative Commons License

**You are free to Share** - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- **No Derivative Works.** You may not alter, transform, or build upon this work.

## Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

**Copyright © 2015, Intel Corporation. All rights reserved.**

## Table of Contents

Advanced Features Length and Capabilities.....	1
Advanced Scheduler Reset Request Messages.....	3
Aggregate_Perf_Counter_A31 .....	5
Aggregate_Perf_Counter_A32 .....	6
Aggregate_Perf_Counter_A33 .....	7
Aggregate_Perf_Counter_A34.....	8
Aggregate_Perf_Counter_A35.....	9
Aggregate Perf Counter A1.....	10
Aggregate Perf Counter A5.....	11
Aggregate Perf Counter A7.....	12
Aggregate Perf Counter A8.....	13
Aggregate Perf Counter A9.....	14
Aggregate Perf Counter A10 .....	15
Aggregate Perf Counter A11 .....	16
Aggregate Perf Counter A12 .....	17
Aggregate Perf Counter A13 .....	18
Aggregate Perf Counter A14 .....	19
Aggregate Perf Counter A15 .....	20
Aggregate Perf Counter A16 .....	21
Aggregate Perf Counter A17 .....	22
Aggregate Perf Counter A18 .....	23
Aggregate Perf Counter A21 .....	24
Aggregate Perf Counter A22 .....	25
Aggregate Perf Counter A23 .....	26
Aggregate Perf Counter A24 .....	27
Aggregate Perf Counter A25 .....	28
Aggregate Perf Counter A26 .....	29
Aggregate Perf Counter A27 .....	30
Aggregate Perf Counter A28 .....	31
Aggregate Perf Counter A29 .....	32
Aggregate Perf Counter A30 .....	33
AFCTLSTS .....	34

<b>All Engine Fault Register</b>	35
<b>ARAT CUTRIG HI</b>	36
<b>ARAT CUTRIG LO</b>	37
<b>ARAT Delta (LSB)</b>	38
<b>ARAT Delta (MSB)</b>	39
<b>ARAT POST CU BUSY</b>	40
<b>ARAT PRE CU BUSY</b>	41
<b>Arbiter Control Register</b>	42
<b>Arbiter Mode Control Register</b>	44
<b>ASLS</b>	47
<b>ASYNC_SLICE_COUNT</b>	48
<b>Auto Draw End Offset</b>	49
<b>Base of Data Stolen Memory</b>	50
<b>Base of GTT Stolen Memory</b>	51
<b>Batch Address Difference Register</b>	52
<b>Batch Buffer Head Pointer Preemption Register</b>	53
<b>Batch Buffer Head Pointer Register</b>	55
<b>Batch Buffer Per Context Pointer</b>	57
<b>Batch Buffer Start Head Pointer Register</b>	60
<b>Batch Buffer Start Head Pointer Register for Upper DWord</b>	62
<b>Batch Buffer State Register</b>	63
<b>Batch Buffer Upper Head Pointer Preemption Register</b>	66
<b>Batch Buffer Upper Head Pointer Register</b>	67
<b>Batch Offset Register</b>	68
<b>BCS_PREEMPTION_HINT</b>	70
<b>BCS_PREEMPTION_HINT_UDW</b>	72
<b>BCS Active Upper Head Pointer Register</b>	73
<b>BCS Context ID Preemption Hint</b>	74
<b>BCS Context Sizes</b>	75
<b>BCS Context Timestamp Count</b>	76
<b>BCS Counter for the Blitter Engine</b>	77
<b>BCS Error Identity Register</b>	78
<b>BCS Error Mask Register</b>	79

BCS Error Status Register .....	80
BCS Execute Condition Code Register .....	81
BCS General Purpose Register .....	83
BCS Hardware Status Mask Register .....	84
BCS IDLE Max Count.....	85
BCS Idle Switch Delay.....	86
BCS Instruction Parser Mode Register .....	87
BCS Interrupt Mask Register.....	89
BCS Mode Register for Software Interface.....	90
BCS PPGTT Directory Cacheline Valid Register .....	92
BCS Primary DMA Engine Fetch Upper Address .....	93
BCS Reported Timestamp Count .....	94
BCS Reset Control Register .....	95
BCS Ring Buffer Next Context ID Register .....	96
BCS Semaphore Polling Interval on Wait.....	97
BCS Sleep State and PSMI Control.....	98
BCS SW Control.....	100
BCS Watchdog Counter Threshold.....	101
Bitstream Output Bit Count for the last Syntax Element Report Register .....	102
Bitstream Output Byte Count Per Slice Report Register .....	103
Bitstream Output Minimal Size Padding Count Report Register .....	104
Blitter Mode Register .....	105
Blitter TLB Control Register .....	108
BLT Context Element Descriptor (High Part) .....	109
BLT Context Element Descriptor (Low Part) .....	110
BLT Context Element Descriptor (Low Part) .....	111
BLT Fault Counter .....	112
BLT Fixed Counter.....	113
BLT PDP0/PML4/PASID Descriptor (High Part) .....	114
BLT PDP0/PML4/PASID Descriptor (Low Part) .....	115
BLT PDP1 Descriptor Register (High Part).....	116
BLT PDP1 Descriptor Register (Low Part) .....	117
BLT PDP2 Descriptor Register (High Part).....	118

<b>BLT PDP2 Descriptor Register (Low Part) .....</b>	<b>119</b>
<b>BLT PDP3 Descriptor Register (High Part).....</b>	<b>120</b>
<b>BLT PDP3 Descriptor Register (Low Part) .....</b>	<b>121</b>
<b>Boolean_Counter_B0.....</b>	<b>122</b>
<b>Boolean_Counter_B1.....</b>	<b>123</b>
<b>Boolean_Counter_B2.....</b>	<b>124</b>
<b>Boolean_Counter_B3.....</b>	<b>125</b>
<b>Boolean_Counter_B4.....</b>	<b>126</b>
<b>Boolean_Counter_B5.....</b>	<b>127</b>
<b>Boolean_Counter_B6.....</b>	<b>128</b>
<b>Boolean_Counter_B7.....</b>	<b>129</b>
<b>BTB Not Consumed By RCS.....</b>	<b>130</b>
<b>BTP Commands Parsed By RCS.....</b>	<b>131</b>
<b>Cache Mode Register 0 .....</b>	<b>132</b>
<b>Cache Mode Register 1 .....</b>	<b>136</b>
<b>CAPPOINT .....</b>	<b>142</b>
<b>CCK_CTL1.....</b>	<b>143</b>
<b>CCK_CTL2.....</b>	<b>146</b>
<b>CCK_CTL3.....</b>	<b>148</b>
<b>CCK_CTL4.....</b>	<b>149</b>
<b>CLAIM_ER .....</b>	<b>150</b>
<b>Clipper Invocation Counter .....</b>	<b>151</b>
<b>Clipper Primitives Counter .....</b>	<b>152</b>
<b>CLKGATE Messaging Register for Clocking Unit .....</b>	<b>153</b>
<b>CLOCK_GATE_DIS1 .....</b>	<b>155</b>
<b>CLOCK_GATE_DIS2 .....</b>	<b>159</b>
<b>Clock gate and clear EU metrics .....</b>	<b>161</b>
<b>Clock Gating Messages .....</b>	<b>163</b>
<b>Color/Depth Write FIFO Watermarks .....</b>	<b>165</b>
<b>Configuration Register0 for RPMunit .....</b>	<b>166</b>
<b>Configuration Register1 for RPMunit .....</b>	<b>167</b>
<b>Configuration Register for RCPunit.....</b>	<b>168</b>
<b>Context Load Protocol Register BLT .....</b>	<b>170</b>

Context Load Protocol Register CS .....	173
Context Load Protocol Register VCS0 .....	176
Context Load Protocol Register VCS1 .....	179
Context Load Protocol Register VEBX .....	182
Context Restore Request To TDL .....	185
Context Save Request To TDL .....	186
Context Sizes .....	187
Context Status Buffer Contents .....	188
Control Register for Power Management .....	190
Count Active Channels Dispatched .....	194
CS Context Timestamp Count .....	195
CS General Purpose Register .....	196
CS Power Management FSM .....	199
CSPREEMPT .....	203
CS Reset Control Register .....	204
Current Context Register .....	205
Current Idle/Busy/Avg Count for Freq Down Recommendation .....	207
Current Idle/Busy/Avg Count for Freq Up Recommendation .....	208
Current Time in DOWN EI .....	209
Current Time in UP EI .....	210
Customizable Event Creation 0-0 .....	211
Customizable Event Creation 1-0 .....	213
Customizable Event Creation 2-0 .....	215
Customizable Event Creation 3-0 .....	217
Customizable Event Creation 4-0 .....	219
Customizable Event Creation 5-0 .....	221
Customizable Event Creation 6-0 .....	223
Customizable Event Creation 7-0 .....	225
CVS TLB LRA 0 .....	227
CVS TLB LRA 1 .....	229
CVS TLB LRA 2 .....	231
Depth/Early Depth TLB Partitioning Register .....	232
DID .....	233

<b>Display Message Forward Status Register .....</b>	<b>235</b>
<b>DS Invocation Counter .....</b>	<b>241</b>
<b>DX9 Constants Not Consumed By RCS .....</b>	<b>242</b>
<b>DX9 Constants Prsed By RCS.....</b>	<b>243</b>
<b>ECO Bits - Bus Reset Domain with lock bit .....</b>	<b>244</b>
<b>ECO Bits - Device Reset Domain.....</b>	<b>246</b>
<b>ECO Message Register.....</b>	<b>247</b>
<b>ECO Reserved.....</b>	<b>249</b>
<b>ECREQ .....</b>	<b>250</b>
<b>Element Descriptor Register .....</b>	<b>251</b>
<b>Error_Identity_Reg .....</b>	<b>254</b>
<b>Error_Mask_Reg.....</b>	<b>256</b>
<b>Error_Status_Reg .....</b>	<b>258</b>
<b>Error Identity Register.....</b>	<b>260</b>
<b>Error Mask Register .....</b>	<b>261</b>
<b>Error Reporting Register.....</b>	<b>262</b>
<b>Error Status Register .....</b>	<b>264</b>
<b>EU Mask Programming .....</b>	<b>265</b>
<b>EU Metrics for Event0 High.....</b>	<b>268</b>
<b>EU Metrics for Event0 Low .....</b>	<b>269</b>
<b>EU Metrics for Event1 High.....</b>	<b>270</b>
<b>EU Metrics for Event1 Low .....</b>	<b>271</b>
<b>EU Metrics for Event2 High.....</b>	<b>272</b>
<b>EU Metrics for Event2 Low .....</b>	<b>273</b>
<b>EU Metrics for Event3 High.....</b>	<b>274</b>
<b>EU Metrics for Event3 Low .....</b>	<b>275</b>
<b>EU Metrics for Event4 High.....</b>	<b>276</b>
<b>EU Metrics for Event4 Low .....</b>	<b>277</b>
<b>EU Metrics for Event5 High.....</b>	<b>278</b>
<b>EU Metrics for Event5 Low .....</b>	<b>279</b>
<b>EU Metrics for Event6 High.....</b>	<b>280</b>
<b>EU Metrics for Event6 Low .....</b>	<b>281</b>
<b>EU Metrics for Event7 High.....</b>	<b>282</b>

<b>EU Metrics for Event7 Low .....</b>	<b>283</b>
<b>EU Metrics for Event8 High .....</b>	<b>284</b>
<b>EU Metrics for Event8 Low .....</b>	<b>285</b>
<b>EU Metrics for Event9 High .....</b>	<b>286</b>
<b>EU Metrics for Event9 Low .....</b>	<b>287</b>
<b>EU Metrics for Event10 High .....</b>	<b>288</b>
<b>EU Metrics for Event10 Low .....</b>	<b>289</b>
<b>EU Metrics for Event11 High .....</b>	<b>290</b>
<b>EU Metrics for Event11 Low .....</b>	<b>291</b>
<b>EU Metrics for Event12 High .....</b>	<b>292</b>
<b>EU Metrics for Event12 Low .....</b>	<b>293</b>
<b>Event selection and base counters .....</b>	<b>294</b>
<b>Event Selection and Base Counters1 .....</b>	<b>297</b>
<b>Exec-List Context Offset .....</b>	<b>298</b>
<b>Execlist Status .....</b>	<b>299</b>
<b>Execlist Submit Port Register .....</b>	<b>302</b>
<b>Execute Condition Code Register .....</b>	<b>305</b>
<b>FAULT_TLB_RD_DATA0 Register .....</b>	<b>307</b>
<b>FAULT_TLB_RD_DATA1 Register .....</b>	<b>308</b>
<b>Fault Switch Out .....</b>	<b>309</b>
<b>FBC_RT_BASE_ADDR_REGISTER .....</b>	<b>310</b>
<b>FBC_RT_BASE_ADDR_REGISTER_UPPER .....</b>	<b>312</b>
<b>FD .....</b>	<b>313</b>
<b>FF Performance .....</b>	<b>314</b>
<b>First Buffer Size and Start .....</b>	<b>316</b>
<b>Flexible EU Event Control 0 .....</b>	<b>318</b>
<b>Flexible EU Event Control 1 .....</b>	<b>320</b>
<b>Flexible EU Event Control 2 .....</b>	<b>322</b>
<b>Flexible EU Event Control 3 .....</b>	<b>324</b>
<b>Flexible EU Event Control 4 .....</b>	<b>326</b>
<b>Flexible EU Event Control 5 .....</b>	<b>328</b>
<b>Flexible EU Event Control 6 .....</b>	<b>330</b>
<b>FORCE_TO_NONPRIV .....</b>	<b>332</b>

<b>Frame count and Draw call number.....</b>	<b>338</b>
<b>FUSEWORD0 .....</b>	<b>339</b>
<b>FUSEWORD1 .....</b>	<b>340</b>
<b>FUSEWORD2 .....</b>	<b>341</b>
<b>FUSEWORD3 .....</b>	<b>342</b>
<b>FUSEWORD4 .....</b>	<b>343</b>
<b>FUSEWORD5 .....</b>	<b>344</b>
<b>FUSEWORD6 .....</b>	<b>345</b>
<b>FUSEWORD7 .....</b>	<b>346</b>
<b>FUSEWORD8 .....</b>	<b>347</b>
<b>FUSEWORD9 .....</b>	<b>348</b>
<b>FUSEWORD10 .....</b>	<b>349</b>
<b>FUSEWORD11 .....</b>	<b>350</b>
<b>FUSEWORD12 .....</b>	<b>351</b>
<b>FUSEWORD13 .....</b>	<b>352</b>
<b>FUSEWORD14 .....</b>	<b>353</b>
<b>FUSEWORD15 .....</b>	<b>354</b>
<b>FUSEWORD16 .....</b>	<b>355</b>
<b>FUSEWORD17 .....</b>	<b>356</b>
<b>FUSEWORD18 .....</b>	<b>357</b>
<b>FUSEWORD19 .....</b>	<b>358</b>
<b>G3D Control Register .....</b>	<b>359</b>
<b>GAB Arbitration Programmable.....</b>	<b>360</b>
<b>GAB GAC GAM Idle.....</b>	<b>361</b>
<b>GAB LRA 0 .....</b>	<b>362</b>
<b>GAB LRA 1 .....</b>	<b>364</b>
<b>GAB unit Control Register .....</b>	<b>365</b>
<b>GAC_GAM Arbitration Counters Register 0 .....</b>	<b>366</b>
<b>GAC_GAM Arbitration Counters Register 1 .....</b>	<b>367</b>
<b>GAC_GAM R Arbitration Register 0.....</b>	<b>368</b>
<b>GAC_GAM R Arbitration Register 1.....</b>	<b>369</b>
<b>GAC_GAM R Arbitration Register 2.....</b>	<b>370</b>
<b>GAC_GAM R Arbitration Register 3.....</b>	<b>371</b>

<b>GAC_GAM RO Arbitration Register 0.....</b>	<b>372</b>
<b>GAC_GAM RO Arbitration Register 1.....</b>	<b>373</b>
<b>GAC_GAM RO Arbitration Register 2.....</b>	<b>374</b>
<b>GAC_GAM RO Arbitration Register 3.....</b>	<b>375</b>
<b>GAC_GAM WR Arbitration Register 0.....</b>	<b>376</b>
<b>GAC_GAM WR Arbitration Register 1.....</b>	<b>377</b>
<b>GAC_GAM WR Arbitration Register 2.....</b>	<b>378</b>
<b>GAC_GAM WR Arbitration Register 3.....</b>	<b>379</b>
<b>GAM and SA Communication Register.....</b>	<b>380</b>
<b>Gam Fub Done1 Lookup Register .....</b>	<b>383</b>
<b>Gam Fub Done Lookup Register.....</b>	<b>384</b>
<b>GAM Put Delay.....</b>	<b>386</b>
<b>GAMT_DONE Register .....</b>	<b>387</b>
<b>GAMT_ECO_REG_RO_IA.....</b>	<b>389</b>
<b>GAMT_ECO_REG_RW_IA.....</b>	<b>390</b>
<b>GAMT Arbiter Mode Control .....</b>	<b>391</b>
<b>GAMW_ECO_BUS_RO_IA .....</b>	<b>394</b>
<b>GAMW_ECO_BUS_RW_IA .....</b>	<b>395</b>
<b>GAMW_ECO_DEV_RO_IA .....</b>	<b>396</b>
<b>GAMW_ECO_DEV_RW_IA .....</b>	<b>397</b>
<b>GAMW Power Context Save.....</b>	<b>398</b>
<b>GARB Messaging Register for Boot Controller .....</b>	<b>400</b>
<b>GARB Messaging Register for Clocking Unit.....</b>	<b>402</b>
<b>Gather Constants Not Consumed By RCS .....</b>	<b>403</b>
<b>GDR Per Client Write Drop Enables .....</b>	<b>404</b>
<b>GDR Write Drop .....</b>	<b>406</b>
<b>General Purpose Power Management Performance Idle Hysteresis .....</b>	<b>407</b>
<b>GFX_FLSH_CNT .....</b>	<b>408</b>
<b>GFX Arbiter Client Priority Control .....</b>	<b>409</b>
<b>GFX Context Element Descriptor (High Part) .....</b>	<b>411</b>
<b>GFX Context Element Descriptor (Low Part) .....</b>	<b>412</b>
<b>GFX Context Element Descriptor (Low Part) .....</b>	<b>414</b>
<b>GFX Fault Counter.....</b>	<b>416</b>

<b>GFX Fixed Counter .....</b>	<b>417</b>
<b>GFX PDP0/PML4/PASID Descriptor (High Part) .....</b>	<b>418</b>
<b>GFX PDP0/PML4/PASID Descriptor (Low Part).....</b>	<b>419</b>
<b>GFX PDP1 Descriptor Register (High Part) .....</b>	<b>420</b>
<b>GFX PDP1 Descriptor Register (Low Part) .....</b>	<b>421</b>
<b>GFX PDP2 Descriptor Register (High Part) .....</b>	<b>422</b>
<b>GFX PDP2 Descriptor Register (Low Part) .....</b>	<b>423</b>
<b>GFX PDP3 Descriptor Register (High Part) .....</b>	<b>424</b>
<b>GFX PDP3 Descriptor Register (Low Part) .....</b>	<b>425</b>
<b>GGC .....</b>	<b>426</b>
<b>Global Clear Value Register 0.....</b>	<b>429</b>
<b>Global Clear Value Register 1.....</b>	<b>430</b>
<b>Global Clear Value Register 2.....</b>	<b>431</b>
<b>Global Clear Value Register 3.....</b>	<b>432</b>
<b>Global Invalidation Register.....</b>	<b>433</b>
<b>Global Microcontroller Hardware Fatal Error Notification .....</b>	<b>434</b>
<b>Global System Interrupt Routine .....</b>	<b>435</b>
<b>GMADR LSB.....</b>	<b>436</b>
<b>GMADR MSB .....</b>	<b>438</b>
<b>GMBC Message Register.....</b>	<b>439</b>
<b>GO Messaging Register for GAMunit .....</b>	<b>441</b>
<b>Go Protocol GAM Request .....</b>	<b>443</b>
<b>GPA to HPA Translation Request .....</b>	<b>447</b>
<b>GPA value for GPA to HPA Translation.....</b>	<b>450</b>
<b>GPGPU Context Restore Request To TDL.....</b>	<b>451</b>
<b>GPGPU Context Save Request To TDL.....</b>	<b>453</b>
<b>GPGPU Dispatch Dimension X .....</b>	<b>454</b>
<b>GPGPU Dispatch Dimension Y .....</b>	<b>455</b>
<b>GPGPU Dispatch Dimension Z .....</b>	<b>456</b>
<b>GPU_Ticks_Counter .....</b>	<b>457</b>
<b>Graphics Device Reset Control.....</b>	<b>458</b>
<b>Graphics Mode Register.....</b>	<b>460</b>
<b>GS Domain Clock Gate Control Register .....</b>	<b>464</b>

GS Invocation Counter .....	467
GS Primitives Counter .....	468
GT_CR_POWER_METER_CTRL .....	469
GTFIFOCTL.....	471
GT Function Level Reset Control Message.....	474
GT INTERRUPT 0 ENABLE REGISTER.....	475
GT INTERRUPT 0 IDENTITY REGISTER.....	478
GT INTERRUPT 0 MASK REGISTER.....	481
GT INTERRUPT 0 STATUS REGISTER.....	485
GT INTERRUPT1 ENABLE REGISTER.....	488
GT INTERRUPT1 IDENTITY REGISTER .....	491
GT INTERRUPT1 MASK REGISTER .....	494
GT INTERRUPT1 STATUS REGISTER.....	497
GT INTERRUPT3 ENABLE REGISTER.....	500
GT INTERRUPT3 IDENTITY REGISTER .....	502
GT INTERRUPT3 MASK REGISTER .....	504
GT INTERRUPT3 STATUS REGISTER.....	506
GTLC_PW_STAT .....	508
GTLC_SURVIVE.....	510
GTLC_WAKE .....	512
GT Mode Register .....	514
GTSCRATCH1 .....	517
GTSCRATCH2 .....	518
GTSCRATCH3 .....	519
GTSCRATCH4 .....	520
GTSCRATCH5 .....	521
GTSCRATCH6 .....	522
GTSCRATCH7 .....	523
GTSCRATCH8 .....	524
GTSCRATCHPAD0 .....	525
GTSCRATCHPAD1 .....	526
GTSCRATCHPAD2 .....	527
GTSCRATCHPAD3 .....	528

<b>GTSCRATCHPAD4 .....</b>	<b>529</b>
<b>GTSCRATCHPAD5 .....</b>	<b>530</b>
<b>GTSCRATCHPAD6 .....</b>	<b>531</b>
<b>GTSCRATCHPAD7 .....</b>	<b>532</b>
<b>GTT Cache Enable .....</b>	<b>533</b>
<b>GTTMMADR_LSB.....</b>	<b>534</b>
<b>GTTMMADR_MSB .....</b>	<b>536</b>
<b>GU_CTL0 .....</b>	<b>537</b>
<b>Hardware Status Mask Register .....</b>	<b>540</b>
<b>Hardware Status Page Address Register .....</b>	<b>542</b>
<b>HCP CABAC Status.....</b>	<b>544</b>
<b>HCP Decode Status.....</b>	<b>546</b>
<b>HCP Picture Checksum cIdx0 .....</b>	<b>547</b>
<b>HCP Picture Checksum cIdx1 .....</b>	<b>548</b>
<b>HCP Picture Checksum cIdx2 .....</b>	<b>549</b>
<b>HDR.....</b>	<b>550</b>
<b>HEVC Local APIC Retry Vector .....</b>	<b>551</b>
<b>HEVC Microcontroller Header Info .....</b>	<b>552</b>
<b>HEVC Microcontroller Status .....</b>	<b>553</b>
<b>HS Invocation Counter.....</b>	<b>554</b>
<b>HUC BMEM SRAM Offset .....</b>	<b>555</b>
<b>HUC BMEM TOP.....</b>	<b>556</b>
<b>HUC DMA Address Register 0 High .....</b>	<b>557</b>
<b>HUC DMA Address Register 0 Low .....</b>	<b>558</b>
<b>HUC DMA Address Register 1 Low .....</b>	<b>559</b>
<b>HUC DMA Control.....</b>	<b>560</b>
<b>HUC DMA Copy Size.....</b>	<b>561</b>
<b>HUC DMA External Low Address.....</b>	<b>562</b>
<b>HUC DMA Internal Address.....</b>	<b>563</b>
<b>HUC Global Microcontroller Hardware Notify Error .....</b>	<b>564</b>
<b>HUC IMEM Attributes .....</b>	<b>565</b>
<b>HUC Indirect Stream Address .....</b>	<b>567</b>
<b>HUC Indirect Stream Length .....</b>	<b>568</b>

HUC Instruction Pointer.....	569
HUC Jump Location.....	570
HUC Last Graphics Memory Fetch Address .....	571
HUC Last SRAMCODE Fetch Address .....	572
HUC Last SRAMDATA Fetch Address.....	573
HUC Last WOPCM Fetch Address.....	574
HUC Minute IA Idle Status .....	575
HUC SHIM Control 1.....	576
HUC SHIM Error Record.....	578
HUC STATUS 2.....	579
IA32_MTRR_FIX4K_C0000_High .....	582
IA32_MTRR_FIX4K_C0000_Low.....	583
IA32_MTRR_FIX4K_C8000_High .....	584
IA32_MTRR_FIX4K_C8000_Low.....	585
IA32_MTRR_FIX4K_D0000_High.....	586
IA32_MTRR_FIX4K_D0000_Low .....	587
IA32_MTRR_FIX4K_D8000_High.....	588
IA32_MTRR_FIX4K_D8000_Low .....	589
IA32_MTRR_FIX4K_E0000_High.....	590
IA32_MTRR_FIX4K_E0000_Low .....	591
IA32_MTRR_FIX4K_E8000_High.....	592
IA32_MTRR_FIX4K_E8000_Low .....	593
IA32_MTRR_FIX4K_F0000_High.....	594
IA32_MTRR_FIX4K_F0000_Low .....	595
IA32_MTRR_FIX4K_F8000_High.....	596
IA32_MTRR_FIX4K_F8000_Low .....	597
IA32_MTRR_FIX16K_80000_High .....	598
IA32_MTRR_FIX16K_80000_Low.....	599
IA32_MTRR_FIX16K_A0000_High.....	600
IA32_MTRR_FIX16K_A0000_Low .....	601
IA32_MTRR_FIX64K_00000_High .....	602
IA32_MTRR_FIX64K_00000_Low .....	603
IA32_MTRR_PHYSBASE0_High .....	604

IA32_MTRR_PHYSBASE0_Low.....	605
IA32_MTRR_PHYSBASE1_High .....	606
IA32_MTRR_PHYSBASE1_Low.....	607
IA32_MTRR_PHYSBASE2_High .....	608
IA32_MTRR_PHYSBASE2_Low.....	609
IA32_MTRR_PHYSBASE3_High .....	610
IA32_MTRR_PHYSBASE3_Low.....	611
IA32_MTRR_PHYSBASE4_High .....	612
IA32_MTRR_PHYSBASE4_Low.....	613
IA32_MTRR_PHYSBASE5_High .....	614
IA32_MTRR_PHYSBASE5_Low.....	615
IA32_MTRR_PHYSBASE6_High .....	616
IA32_MTRR_PHYSBASE6_Low.....	617
IA32_MTRR_PHYSBASE7_High .....	618
IA32_MTRR_PHYSBASE7_Low.....	619
IA32_MTRR_PHYSBASE8_High .....	620
IA32_MTRR_PHYSBASE8_Low.....	621
IA32_MTRR_PHYSBASE9_High .....	622
IA32_MTRR_PHYSBASE9_Low.....	623
IA32_MTRR_PHYSMASK0_High.....	624
IA32_MTRR_PHYSMASK0_Low.....	625
IA32_MTRR_PHYSMASK1_High.....	626
IA32_MTRR_PHYSMASK1_Low.....	627
IA32_MTRR_PHYSMASK2_High.....	628
IA32_MTRR_PHYSMASK2_Low.....	629
IA32_MTRR_PHYSMASK3_High.....	630
IA32_MTRR_PHYSMASK3_Low.....	631
IA32_MTRR_PHYSMASK4_High.....	632
IA32_MTRR_PHYSMASK4_Low.....	633
IA32_MTRR_PHYSMASK5_High.....	634
IA32_MTRR_PHYSMASK5_Low.....	635
IA32_MTRR_PHYSMASK6_High.....	636
IA32_MTRR_PHYSMASK6_Low .....	637

<b>IA32 MTRR PHYSMASK7 High.....</b>	<b>638</b>
<b>IA32 MTRR PHYSMASK7 Low .....</b>	<b>639</b>
<b>IA32 MTRR PHYSMASK8 High.....</b>	<b>640</b>
<b>IA32 MTRR PHYSMASK8 Low .....</b>	<b>641</b>
<b>IA32 MTRR PHYSMASK9 High.....</b>	<b>642</b>
<b>IA32 MTRR PHYSMASK9 Low .....</b>	<b>643</b>
<b>IA Vertices Count .....</b>	<b>644</b>
<b>IDLE Messaging Register for Blitter Engine.....</b>	<b>645</b>
<b>IDLE Messaging Register for Media0 Engine .....</b>	<b>647</b>
<b>IDLE Messaging Register for Media1 Engine .....</b>	<b>649</b>
<b>IDLE Messaging Register for Render Engine .....</b>	<b>651</b>
<b>IDLE Messaging Register for VEBox.....</b>	<b>653</b>
<b>IDLE Messaging Register for Wi-Di.....</b>	<b>655</b>
<b>Idle Switch Delay.....</b>	<b>657</b>
<b>Indirect Context Offset Pointer .....</b>	<b>658</b>
<b>Indirect Context Pointer .....</b>	<b>660</b>
<b>Instruction Parser Mode Register .....</b>	<b>664</b>
<b>Internal GAM State.....</b>	<b>668</b>
<b>INTERRUPT LINE .....</b>	<b>669</b>
<b>Interrupt Mask Register.....</b>	<b>670</b>
<b>IOBAR .....</b>	<b>671</b>
<b>L3 Bank Status.....</b>	<b>672</b>
<b>L3CD Error Status register 1 .....</b>	<b>673</b>
<b>L3 Control Register .....</b>	<b>675</b>
<b>L3 Control Register1.....</b>	<b>678</b>
<b>L3 LRA 0 .....</b>	<b>680</b>
<b>L3 LRA 0 GPGPU .....</b>	<b>681</b>
<b>L3 LRA 1 .....</b>	<b>682</b>
<b>L3 LRA 1 GPGPU .....</b>	<b>683</b>
<b>L3 LRA 2 .....</b>	<b>684</b>
<b>L3 LRA 2 GPGPU .....</b>	<b>685</b>
<b>L3 LRA 0 3D .....</b>	<b>686</b>
<b>L3 LRA 1 3D.....</b>	<b>687</b>

<b>L3 LRA 2 3D.....</b>	<b>688</b>
<b>L3 Messaging Register .....</b>	<b>689</b>
<b>L3 SLM Register.....</b>	<b>690</b>
<b>L3 SQC register 4.....</b>	<b>691</b>
<b>L3 SQC registers 1 .....</b>	<b>694</b>
<b>L3 SQC registers 2 .....</b>	<b>698</b>
<b>L3 SQC registers 3 .....</b>	<b>702</b>
<b>LBCF config save msg.....</b>	<b>706</b>
<b>LBCF DPF Error log register 0.....</b>	<b>707</b>
<b>LBCF DPF Error log register 1.....</b>	<b>708</b>
<b>LBCF DPF Error log register 2.....</b>	<b>709</b>
<b>LBCF DPF Error log register 3.....</b>	<b>710</b>
<b>LBCF DPF Error log register 4.....</b>	<b>711</b>
<b>LBCF DPF Error log register 5.....</b>	<b>712</b>
<b>LBCF DPF Error log register 6.....</b>	<b>713</b>
<b>LBCF DPF Error log register 7.....</b>	<b>714</b>
<b>LBCF DPF Error log register 8.....</b>	<b>715</b>
<b>LBCF DPF Error log register 9.....</b>	<b>716</b>
<b>LBCF DPF Error log register 10 .....</b>	<b>717</b>
<b>LBCF DPF Error log register 11 .....</b>	<b>718</b>
<b>LBCF DPF Error log register 12 .....</b>	<b>719</b>
<b>LBCF DPF Error log register 13 .....</b>	<b>720</b>
<b>LBCF DPF Error log register 14 .....</b>	<b>721</b>
<b>LBCF DPF Error log register 15 .....</b>	<b>722</b>
<b>LBCF DPF Error log register 16 .....</b>	<b>723</b>
<b>LBCF DPF Error log register 17 .....</b>	<b>724</b>
<b>LBCF DPF Error log register 18 .....</b>	<b>725</b>
<b>LBCF DPF Error log register 19 .....</b>	<b>726</b>
<b>LBCF DPF Error log register 20 .....</b>	<b>727</b>
<b>LBCF DPF Error log register 21 .....</b>	<b>728</b>
<b>LBCF DPF Error log register 22 .....</b>	<b>729</b>
<b>LBCF DPF Error log register 23 .....</b>	<b>730</b>
<b>LBCF DPF Error log register 24 .....</b>	<b>731</b>

LBCF DPF Error log register 25 .....	732
LBCF DPF Error log register 26 .....	733
LBCF DPF Error log register 27 .....	734
LBCF DPF Error log register 28 .....	735
LBCF DPF Error log register 29 .....	736
LBCF DPF Error log register 30 .....	737
LBCF DPF Error log register 31 .....	738
LBCF DPF Error log register 32 .....	739
LBCF DPF Error log register 33 .....	740
LBCF DPF Error log register 34 .....	741
LBCF DPF Error log register 35 .....	742
LBCF DPF Error log register 36 .....	743
LBCF DPF Error log register 37 .....	744
LBCF DPF Error log register 38 .....	745
LBCF DPF Error log register 39 .....	746
LBCF DPF Error log register 40 .....	747
LBCF DPF Error log register 41 .....	748
LBCF DPF Error log register 42 .....	749
LBCF DPF Error log register 43 .....	750
LBCF DPF Error log register 44 .....	751
LBCF DPF Error log register 45 .....	752
LBCF DPF Error log register 46 .....	753
LBCF DPF Error log register 47 .....	754
LBS config bits.....	755
LEAKAGECOUNTER.....	756
LEAKAGECOUNTERCTL .....	757
LEAKAGEWEIGHT1.....	758
LEAKAGEWEIGHT2.....	759
LNCF config save msg .....	760
Load Indirect Base Vertex.....	761
Load Indirect Instance Count .....	762
Load Indirect Start Instance .....	763
Load Indirect Start Vertex .....	764

<b>Load Indirect Vertex Count .....</b>	<b>765</b>
<b>LOW 2X FREQUENCY THRESHOLD.....</b>	<b>766</b>
<b>LPFC control register.....</b>	<b>767</b>
<b>LTCD Error Injection Register.....</b>	<b>768</b>
<b>MA.....</b>	<b>771</b>
<b>Main Graphic Arbiter Error Report .....</b>	<b>772</b>
<b>Main Graphic Arbiter Error Report 2 .....</b>	<b>776</b>
<b>Main Graphic Arbiter Error Report 3 .....</b>	<b>777</b>
<b>Main Graphic Arbiter Error Report Register.....</b>	<b>780</b>
<b>MASTER_INT_CTL.....</b>	<b>781</b>
<b>Master start timer.....</b>	<b>783</b>
<b>Max Outstanding Pending TLB Requests 0 .....</b>	<b>784</b>
<b>Max Outstanding Pending TLB Requests 1 .....</b>	<b>786</b>
<b>MAX Requests Allowed - GAM .....</b>	<b>788</b>
<b>MAX Requests Allowed - MFX .....</b>	<b>790</b>
<b>MAX Requests Allowed - VEBX and BLT .....</b>	<b>792</b>
<b>MBC Control Register.....</b>	<b>793</b>
<b>MBDSM .....</b>	<b>795</b>
<b>MBGSM.....</b>	<b>796</b>
<b>MD.....</b>	<b>797</b>
<b>MEDFW_ACK.....</b>	<b>798</b>
<b>Media 1 TLB Control Register .....</b>	<b>799</b>
<b>Media 2 TLB Control Register .....</b>	<b>800</b>
<b>Media forcewake request .....</b>	<b>801</b>
<b>Media Power Meter Counter.....</b>	<b>804</b>
<b>Media Power Meter Counter No Clear .....</b>	<b>805</b>
<b>MEDIARC0COUNTER .....</b>	<b>806</b>
<b>MEDIARC1COUNTER .....</b>	<b>807</b>
<b>MEDIARC6COUNTER .....</b>	<b>808</b>
<b>MEMBOUNDCOUNTER .....</b>	<b>809</b>
<b>Message Register .....</b>	<b>810</b>
<b>Messaging Register for GPMunit .....</b>	<b>813</b>
<b>Messaging Register for MDRBunit .....</b>	<b>816</b>

<b>Messaging Register for MGSRunit.....</b>	<b>817</b>
<b>MFC_AVC_CABAC_INSERTION_COUNT.....</b>	<b>818</b>
<b>MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter.....</b>	<b>819</b>
<b>MFC Image Status Control .....</b>	<b>820</b>
<b>MFC Image Status Mask .....</b>	<b>821</b>
<b>MFC QP Status Count.....</b>	<b>822</b>
<b>MFD Error Status.....</b>	<b>823</b>
<b>MFD Picture Parameter.....</b>	<b>824</b>
<b>MFX_Memory_Latency_Count1.....</b>	<b>825</b>
<b>MFX0 Context Element Descriptor (High Part).....</b>	<b>826</b>
<b>MFX0 Context Element Descriptor (Low Part) .....</b>	<b>827</b>
<b>MFX0 Context Element Descriptor (Low Part) .....</b>	<b>828</b>
<b>MFX0 Fault Counter.....</b>	<b>829</b>
<b>MFX0 Fixed Counter.....</b>	<b>830</b>
<b>MFX0 PDP0/PML4/PASID Descriptor (High Part) .....</b>	<b>831</b>
<b>MFX0 PDP0/PML4/PASID Descriptor (Low Part).....</b>	<b>832</b>
<b>MFX0 PDP1 Descriptor Register (High Part) .....</b>	<b>833</b>
<b>MFX0 PDP1 Descriptor Register (Low Part) .....</b>	<b>834</b>
<b>MFX0 PDP2 Descriptor Register (High Part) .....</b>	<b>835</b>
<b>MFX0 PDP2 Descriptor Register (Low Part) .....</b>	<b>836</b>
<b>MFX0 PDP3 Descriptor Register (High Part) .....</b>	<b>837</b>
<b>MFX0 PDP3 Descriptor Register (Low Part) .....</b>	<b>838</b>
<b>MFX1 Context Element Descriptor (High Part).....</b>	<b>839</b>
<b>MFX1 Context Element Descriptor (Low Part) .....</b>	<b>840</b>
<b>MFX1 Context Element Descriptor (Low Part) .....</b>	<b>841</b>
<b>MFX1 Fault Counter.....</b>	<b>842</b>
<b>MFX1 Fixed Counter .....</b>	<b>843</b>
<b>MFX1 PDP0/PML4/PASID Descriptor (High Part) .....</b>	<b>844</b>
<b>MFX1 PDP0/PML4/PASID Descriptor (Low Part).....</b>	<b>845</b>
<b>MFX1 PDP1 Descriptor Register (High Part) .....</b>	<b>846</b>
<b>MFX1 PDP1 Descriptor Register (Low Part) .....</b>	<b>847</b>
<b>MFX1 PDP2 Descriptor Register (High Part) .....</b>	<b>848</b>
<b>MFX1 PDP2 Descriptor Register (Low Part) .....</b>	<b>849</b>

<b>MFX1 PDP3 Descriptor Register (High Part) .....</b>	<b>850</b>
<b>MFX1 PDP3 Descriptor Register (Low Part) .....</b>	<b>851</b>
<b>MFX Frame BitStream SE/BIN Count.....</b>	<b>852</b>
<b>MFX Frame Macroblock Count .....</b>	<b>853</b>
<b>MFX Frame Motion Comp Miss Count .....</b>	<b>854</b>
<b>MFX Frame Motion Comp Read Count .....</b>	<b>855</b>
<b>MFX Frame Row-Stored/BitStream Read Count.....</b>	<b>856</b>
<b>MFX LRA 0.....</b>	<b>857</b>
<b>MFX LRA 1.....</b>	<b>858</b>
<b>MFX LRA 2.....</b>	<b>859</b>
<b>MFX LRA SL1 0 .....</b>	<b>860</b>
<b>MFX LRA SL1 1 .....</b>	<b>861</b>
<b>MFX LRA SL1 2 .....</b>	<b>862</b>
<b>MFX Memory Latency Count2 .....</b>	<b>863</b>
<b>MFX Memory Latency Count3 .....</b>	<b>864</b>
<b>MFX Memory Latency Count4 .....</b>	<b>865</b>
<b>MFX Pipeline Status Flags .....</b>	<b>866</b>
<b>MFX Slice Performance Count .....</b>	<b>868</b>
<b>MGGC.....</b>	<b>869</b>
<b>MGSR2GAM Message Register.....</b>	<b>872</b>
<b>Misc. Clocking / Reset Control Registers .....</b>	<b>875</b>
<b>MISC. CTX control register .....</b>	<b>877</b>
<b>Misc. Reset Control Register .....</b>	<b>878</b>
<b>Miscellaneous Message Register for Power Management Unit .....</b>	<b>879</b>
<b>MISR0 .....</b>	<b>880</b>
<b>MISR1 .....</b>	<b>881</b>
<b>MISR2 .....</b>	<b>882</b>
<b>MISR3 .....</b>	<b>883</b>
<b>MISR4 .....</b>	<b>884</b>
<b>MMIO_INDEX.....</b>	<b>885</b>
<b>Mode Register for GAB .....</b>	<b>886</b>
<b>Mode Register for GAC .....</b>	<b>887</b>
<b>Mode Register for GAFS .....</b>	<b>888</b>

<b>MSAC .....</b>	<b>889</b>
<b>MSI_CAPID_MC.....</b>	<b>892</b>
<b>MTRR Capability Register 0 .....</b>	<b>894</b>
<b>MTRR Capability Register 1 .....</b>	<b>895</b>
<b>MTRR Default Type Register 0 .....</b>	<b>896</b>
<b>MTRR Default Type Register 1 .....</b>	<b>897</b>
<b>MT Virtual Page Address Registers.....</b>	<b>898</b>
<b>NOP Identification Register .....</b>	<b>899</b>
<b>P2GCONTROL .....</b>	<b>900</b>
<b>PAGE_FAULT_MODE .....</b>	<b>901</b>
<b>Page Directory Pointer Descriptor - PDP0/PML4/PASID .....</b>	<b>902</b>
<b>Page Directory Pointer Descriptor - PDP1.....</b>	<b>904</b>
<b>Page Directory Pointer Descriptor - PDP2.....</b>	<b>905</b>
<b>Page Directory Pointer Descriptor - PDP3.....</b>	<b>906</b>
<b>Page Request Queue Address Register 0 .....</b>	<b>907</b>
<b>Page Request Queue Address Register 1 .....</b>	<b>908</b>
<b>Page Request Queue Head Register 0 .....</b>	<b>909</b>
<b>Page Request Queue Head Register 1 .....</b>	<b>910</b>
<b>Page Request Queue Tail Register 0 .....</b>	<b>911</b>
<b>Page Request Queue Tail Register 1 .....</b>	<b>912</b>
<b>PAK_Stream-Out Report (Errors).....</b>	<b>913</b>
<b>PAK_Stream-Out Report (Warnings) .....</b>	<b>914</b>
<b>PAK Report Running Status .....</b>	<b>915</b>
<b>PAT Index.....</b>	<b>916</b>
<b>PAT Index High .....</b>	<b>917</b>
<b>PAT Index Low.....</b>	<b>918</b>
<b>PCBR .....</b>	<b>919</b>
<b>PCICMD_STS .....</b>	<b>920</b>
<b>PCU INTERRUPT ENABLE REGISTER.....</b>	<b>922</b>
<b>PCU INTERRUPT IDENTITY REGISTER.....</b>	<b>923</b>
<b>PCU INTERRUPT MASK REGISTER.....</b>	<b>924</b>
<b>PCU INTERRUPT STATUS REGISTER.....</b>	<b>925</b>
<b>Pending Head Pointer Register .....</b>	<b>926</b>

<b>Plink G2H Spare .....</b>	<b>928</b>
<b>PM_PWR_CLK_STATE.....</b>	<b>929</b>
<b>PMCAPID.....</b>	<b>933</b>
<b>PMCS.....</b>	<b>935</b>
<b>POWER_WELL_SS0_SIG1.....</b>	<b>936</b>
<b>POWER_WELL_SS0_SIG2.....</b>	<b>941</b>
<b>POWER_WELL_SS1_SIG1.....</b>	<b>943</b>
<b>POWER_WELL_SS1_SIG2.....</b>	<b>948</b>
<b>Power Context Save .....</b>	<b>950</b>
<b>Power context Save Register for LPFC .....</b>	<b>952</b>
<b>Power Context Save request .....</b>	<b>953</b>
<b>POWERDOWN_STATE .....</b>	<b>954</b>
<b>POWERDOWN_WAIT1 .....</b>	<b>956</b>
<b>POWERDOWN_WAIT2 .....</b>	<b>957</b>
<b>Power Down/Up Control .....</b>	<b>958</b>
<b>Power Enable stagger control.....</b>	<b>959</b>
<b>Power Meter Weight for gti_idle_cz .....</b>	<b>960</b>
<b>Power Meter Weight for gti_idle_gs .....</b>	<b>961</b>
<b>Power Meter Weight for media/render .....</b>	<b>962</b>
<b>POWERUP_STATE.....</b>	<b>963</b>
<b>POWERUP_WAIT1 .....</b>	<b>965</b>
<b>POWERUP_WAIT2 .....</b>	<b>966</b>
<b>PPGTT Page Fault Data Registers.....</b>	<b>967</b>
<b>Predicate Rendering Data Result .....</b>	<b>968</b>
<b>Predicate Rendering Data Result 1 .....</b>	<b>969</b>
<b>Predicate Rendering Data Result 2 .....</b>	<b>970</b>
<b>Predicate Rendering Data Storage.....</b>	<b>971</b>
<b>Predicate Rendering Temporary Register0 .....</b>	<b>972</b>
<b>Predicate Rendering Temporary Register1 .....</b>	<b>973</b>
<b>Previous Idle/Busy/Avg Count for Freq Down Recommendation .....</b>	<b>974</b>
<b>Previous Idle/Busy/Avg Count for Freq Up Recommendation.....</b>	<b>975</b>
<b>Primitives Generated By VF.....</b>	<b>976</b>
<b>Private PAT .....</b>	<b>977</b>

<b>Private PAT .....</b>	<b>978</b>
<b>PS Depth Count.....</b>	<b>979</b>
<b>PS Depth Count for Slice0 .....</b>	<b>980</b>
<b>PS Depth Count for Slice1 .....</b>	<b>981</b>
<b>PS Depth Count for Slice2 .....</b>	<b>982</b>
<b>PS Depth Count for Slice3 .....</b>	<b>983</b>
<b>PS Invocation Count.....</b>	<b>984</b>
<b>PS Invocation Count for Slice0 .....</b>	<b>985</b>
<b>PS Invocation Count for Slice1 .....</b>	<b>986</b>
<b>PS Invocation Count for Slice2 .....</b>	<b>987</b>
<b>PS Invocation Count for Slice3 .....</b>	<b>988</b>
<b>PTBR_PAGE_POOL_OOM_EVENT_REGISTER.....</b>	<b>989</b>
<b>PTBR Page Pool Size on Out Of Memory.....</b>	<b>990</b>
<b>PTE SW Fault Repair High .....</b>	<b>991</b>
<b>PTE SW Fault Repair Low.....</b>	<b>992</b>
<b>Punit to Gunit Message .....</b>	<b>993</b>
<b>PWRCTXSAVE Message Register for Power Management Unit .....</b>	<b>995</b>
<b>PWRMTR_WT1_EEVT1TO4.....</b>	<b>996</b>
<b>PWRMTR_WT1_EEVT5TO8.....</b>	<b>997</b>
<b>PWRMTR_WT1_EEVT9TO12 .....</b>	<b>998</b>
<b>PWRMTR_WT1_EEVT13TO16 .....</b>	<b>999</b>
<b>PWRMTR_WT1_EEVT17TO20 .....</b>	<b>1000</b>
<b>PWRMTR_WT1_EEVT21TO24 .....</b>	<b>1001</b>
<b>PWRMTR_WT1_EEVT25TO28 .....</b>	<b>1002</b>
<b>PWRMTR_WT1_EEVT29TO32 .....</b>	<b>1003</b>
<b>PWRMTR_WT1_EEVT33TO36 .....</b>	<b>1004</b>
<b>PWRMTR_WT1_EEVT37TO40 .....</b>	<b>1005</b>
<b>PWRMTR_WT1_EEVT41TO44 .....</b>	<b>1006</b>
<b>PWRMTR_WT1_EEVT45TO48 .....</b>	<b>1007</b>
<b>PWRMTR_WT1_EEVT49TO52 .....</b>	<b>1008</b>
<b>PWRMTR_WT1_EEVT53TO56 .....</b>	<b>1009</b>
<b>PWRMTR_WT1_EEVT57TO58 .....</b>	<b>1010</b>
<b>PWRMTR_WT1_MEVT1TO4.....</b>	<b>1011</b>

PWRMTR_WT1_MEVT5TO8.....	1012
PWRMTR_WT1_MEVT9TO12.....	1013
PWRMTR_WT1_MEVT13TO16.....	1014
PWRMTR_WT1_MEVT17TO20.....	1015
PWRMTR_WT1_MEVT21TO24.....	1016
PWRMTR_WT1_MEVT25TO28.....	1017
PWRMTR_WT1_MEVT29TO32.....	1018
PWRMTR_WT1_MEVT33TO36.....	1019
PWRMTR_WT1_REV1TO4 .....	1020
PWRMTR_WT1_REV5TO8 .....	1021
PWRMTR_WT1_REV9TO12 .....	1022
PWRMTR_WT1_REV13TO16 .....	1023
PWRMTR_WT1_REV17TO20 .....	1024
PWRMTR_WT1_REV21TO24 .....	1025
PWRMTR_WT1_REV25TO28 .....	1026
PWRMTR_WT1_REV29TO32 .....	1027
PWRMTR_WT1_REV33TO36 .....	1028
PWRMTR_WT1_REV37TO40 .....	1029
PWRMTR_WT1_REV41TO44 .....	1030
PWRMTR_WT1_REV45TO48 .....	1031
PWRMTR_WT1_REV49TO52 .....	1032
PWRMTR_WT1_REV53TO56 .....	1033
PWRMTR_WT1_REV57TO60 .....	1034
PWRMTR_WT1_REV61TO64 .....	1035
PWRMTR_WT1_REV65TO68 .....	1036
PWRMTR_WT1_REV69TO70 .....	1037
PWRMTR_WT2_EEVT1TO4 .....	1038
PWRMTR_WT2_EEVT5TO8 .....	1039
PWRMTR_WT2_EEVT9TO12 .....	1040
PWRMTR_WT2_EEVT13TO16 .....	1041
PWRMTR_WT2_EEVT17TO20 .....	1042
PWRMTR_WT2_EEVT21TO24 .....	1043
PWRMTR_WT2_EEVT25TO28 .....	1044

PWRMTR_WT2_EEVT29TO32 .....	1045
PWRMTR_WT2_EEVT33TO36 .....	1046
PWRMTR_WT2_EEVT37TO40 .....	1047
PWRMTR_WT2_EEVT41TO44 .....	1048
PWRMTR_WT2_EEVT45TO48 .....	1049
PWRMTR_WT2_EEVT49TO52 .....	1050
PWRMTR_WT2_EEVT53TO56 .....	1051
PWRMTR_WT2_EEVT57TO58 .....	1052
PWRMTR_WT2_REVTO8 .....	1053
PWRMTR_WT2_REVTO36 .....	1054
PWRMTR_WT2_REVTO40 .....	1055
PWRMTR_WT2_REVTO44 .....	1056
PWRMTR_WT2_REVTO52 .....	1057
PWRMTR_WT2_REVTO56 .....	1058
PWRMTR_WT2_REVTO68 .....	1059
PWRMTR_WT2_REVTO69TO70 .....	1060
PWRMTR_WT3_EEVT1TO4 .....	1061
PWRMTR_WT3_EEVT5TO8 .....	1062
PWRMTR_WT3_EEVT9TO12 .....	1063
PWRMTR_WT3_EEVT13TO16 .....	1064
PWRMTR_WT3_EEVT17TO20 .....	1065
PWRMTR_WT3_EEVT21TO24 .....	1066
PWRMTR_WT3_EEVT25TO28 .....	1067
PWRMTR_WT3_EEVT29TO32 .....	1068
PWRMTR_WT3_EEVT33TO36 .....	1069
PWRMTR_WT3_EEVT37TO40 .....	1070
PWRMTR_WT3_EEVT41TO44 .....	1071
PWRMTR_WT3_EEVT45TO48 .....	1072
PWRMTR_WT3_EEVT49TO52 .....	1073
PWRMTR_WT3_EEVT53TO56 .....	1074
PWRMTR_WT3_EEVT57TO58 .....	1075
PWRMTR_WT3_REVTO8 .....	1076
PWRMTR_WT3_REVTO36 .....	1077

PWRMTR_WT3_REV37TO40.....	1078
PWRMTR_WT3_REV41TO44.....	1079
PWRMTR_WT3_REV49TO52.....	1080
PWRMTR_WT3_REV53TO56.....	1081
PWRMTR_WT3_REV65TO68.....	1082
PWRMTR_WT3_REV69TO70.....	1083
PWRMTREVTOR0.....	1084
PWRMTREVTOR1.....	1085
PWRMTREVTORM0.....	1086
PWRMTREVTORM1.....	1087
PWRMTREVTORR0.....	1088
PWRMTREVTORR1.....	1089
PWRMTREVTORR2.....	1090
<b>RAM Clock Gating Control 1 .....</b>	<b>1091</b>
<b>RAM Clock Gating Control 1 .....</b>	<b>1097</b>
<b>RAM Clock Gating Control 2 .....</b>	<b>1103</b>
<b>RAM Clock Gating Control 2 .....</b>	<b>1108</b>
<b>RAM Clock Gating Control 3 .....</b>	<b>1113</b>
<b>RC6 Wake Rate Limit.....</b>	<b>1116</b>
<b>RCC LRA 0.....</b>	<b>1117</b>
<b>RCC LRA 1.....</b>	<b>1118</b>
<b>RCC Virtual page Address Registers .....</b>	<b>1119</b>
<b>RC Evaluation Interval.....</b>	<b>1120</b>
<b>RC Idle Hysteresis .....</b>	<b>1121</b>
<b>RCS_PREEMPTION_HINT.....</b>	<b>1122</b>
<b>RCS_PREEMPTION_HINT_UDW.....</b>	<b>1124</b>
<b>RCS Batch Buffer State Register .....</b>	<b>1125</b>
<b>RCS Context Preemption Hint .....</b>	<b>1126</b>
<b>RC Wake Counter.....</b>	<b>1127</b>
<b>RCZ Virtual Page Address Registers .....</b>	<b>1128</b>
<b>Ready Bit Vector 0 for TLBPEND registers.....</b>	<b>1129</b>
<b>Ready Bit Vector 1 for TLBPEND registers.....</b>	<b>1130</b>
<b>Render C State Control 1 .....</b>	<b>1131</b>

Render forcwake acknowledge .....	1132
Render forcwake request.....	1133
Render Geyserville Mode Control 1 .....	1136
Render Mode Register for Software Interface .....	1139
Render Performance Status 1 .....	1143
Render Performance Status Register.....	1144
Render Power Clock State Register .....	1145
Render Power Meter Counter .....	1147
Render Power Meter Counter No Clear.....	1148
Render Promotion Timer - RC6 .....	1149
RENDERRC0COUNTER.....	1150
RENDERRC1COUNTER.....	1151
RENDERRC6COUNTER.....	1152
Render TLB Control Register.....	1153
Render Watchdog Counter.....	1154
Render Watchdog Counter Threshold.....	1155
Reported BitRateControl Convergence Status.....	1156
Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01 .....	1158
Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23 .....	1159
Reported BitRateControl CumulativeDeltaQindex and Qindex 01 .....	1160
Reported BitRateControl CumulativeDeltaQindex and Qindex 23 .....	1161
Reported BitRateControl DeltaLoopFilter.....	1162
Reported BitRateControl DeltaQindex .....	1163
Reported BitRateControl parameter Mask .....	1164
Reported BitRateControl parameter Status .....	1166
Reported Bitstream Output Bit Count for Syntax Elements Only Register .....	1168
Reported Bitstream Output Byte Count per Frame Register .....	1169
Reported Bitstream Output CABAC Bin Count Register.....	1170
Reported Final Bitstream Byte Count .....	1171
Reported Frame Zero Padding Byte Count.....	1172
Reported Timestamp Count.....	1173
Reset Flow Control Messages .....	1175
RESET Messaging Register for Clocking Unit.....	1178

<b>Resource Streamer Context Offset.....</b>	<b>1180</b>
<b>Resource Streamer Preemption Status.....</b>	<b>1181</b>
<b>Restored Timestamp LSDW.....</b>	<b>1183</b>
<b>Restored timestamp MSDW.....</b>	<b>1184</b>
<b>RID_CC .....</b>	<b>1185</b>
<b>RING_BUFFER_HEAD_PREEMPT_REG .....</b>	<b>1186</b>
<b>Ring Buffer Control .....</b>	<b>1188</b>
<b>Ring Buffer Current Context ID Register .....</b>	<b>1192</b>
<b>Ring Buffer Head .....</b>	<b>1193</b>
<b>Ring Buffer Start.....</b>	<b>1195</b>
<b>Ring Buffer Tail .....</b>	<b>1196</b>
<b>Root Table Address Pointer Value First 31_0 .....</b>	<b>1198</b>
<b>Root Table Address Pointer Value Second 31_0 .....</b>	<b>1199</b>
<b>RP Decrease Limit .....</b>	<b>1200</b>
<b>RP Down Timeout.....</b>	<b>1201</b>
<b>RP Downwards Evaluation Interval.....</b>	<b>1202</b>
<b>RP Increase Limit.....</b>	<b>1203</b>
<b>RP Normal Software Frequency Request .....</b>	<b>1204</b>
<b>RP Software Frequency Request Hysteresis .....</b>	<b>1205</b>
<b>RP Upwards Evaluation Interval .....</b>	<b>1206</b>
<b>RP Video Turbo Software Frequency Request .....</b>	<b>1207</b>
<b>RS_PREEMPT_STATUS_UDW .....</b>	<b>1208</b>
<b>RS Preemption Hint.....</b>	<b>1209</b>
<b>RS Preemption Hint UDW .....</b>	<b>1210</b>
<b>Sampler control register.....</b>	<b>1211</b>
<b>SAMPLER Mode Register.....</b>	<b>1212</b>
<b>SAMPLER READ DATA.....</b>	<b>1213</b>
<b>Save Timer .....</b>	<b>1214</b>
<b>SB_ADDRESS .....</b>	<b>1215</b>
<b>SB_DATA.....</b>	<b>1216</b>
<b>SB_REQ_TRIGGER .....</b>	<b>1217</b>
<b>SCPD0 .....</b>	<b>1219</b>
<b>SCRATCH1 .....</b>	<b>1220</b>

<b>SCRATCH for LNCFunit .....</b>	<b>1221</b>
<b>Scratch Register 1 .....</b>	<b>1222</b>
<b>Scratch Register 2 .....</b>	<b>1223</b>
<b>Second Buffer Size.....</b>	<b>1224</b>
<b>Second Level Batch Buffer Head Pointer Preemption Register.....</b>	<b>1225</b>
<b>Second Level Batch Buffer Head Pointer Register .....</b>	<b>1227</b>
<b>Second Level Batch Buffer State Register.....</b>	<b>1229</b>
<b>Second Level Batch Buffer Upper Head Pointer Preemption Register .....</b>	<b>1231</b>
<b>Second Level Batch Buffer Upper Head Pointer Register .....</b>	<b>1232</b>
<b>Semaphore Polling Interval on Wait .....</b>	<b>1233</b>
<b>SSID_SID .....</b>	<b>1234</b>
<b>Staggered EU/SAMPLER PAUSE on Frequency Change.....</b>	<b>1235</b>
<b>Storage 1 .....</b>	<b>1236</b>
<b>Storage 2 .....</b>	<b>1237</b>
<b>Storage 3 .....</b>	<b>1238</b>
<b>Storage 4 .....</b>	<b>1239</b>
<b>Storage 5 .....</b>	<b>1240</b>
<b>Storage 6 .....</b>	<b>1241</b>
<b>Storage 7 .....</b>	<b>1242</b>
<b>Storage 8 .....</b>	<b>1243</b>
<b>Storage 9 .....</b>	<b>1244</b>
<b>Stream Output Num Primitives Written Counter .....</b>	<b>1245</b>
<b>Stream Output Primitive Storage Needed Counters.....</b>	<b>1246</b>
<b>Stream Output Write Offsets .....</b>	<b>1247</b>
<b>SWF1 .....</b>	<b>1248</b>
<b>SWF2 .....</b>	<b>1249</b>
<b>SWF3 .....</b>	<b>1250</b>
<b>SWF4 .....</b>	<b>1251</b>
<b>SWF5 .....</b>	<b>1252</b>
<b>SWF6 .....</b>	<b>1253</b>
<b>SWF7 .....</b>	<b>1254</b>
<b>SWF8 .....</b>	<b>1255</b>
<b>SWF9 .....</b>	<b>1256</b>

<b>SWF10</b> .....	<b>1257</b>
<b>SWF11</b> .....	<b>1258</b>
<b>SWF12</b> .....	<b>1259</b>
<b>SWF13</b> .....	<b>1260</b>
<b>SWF14</b> .....	<b>1261</b>
<b>SWF15</b> .....	<b>1262</b>
<b>SWF16</b> .....	<b>1263</b>
<b>SWF17</b> .....	<b>1264</b>
<b>SWF18</b> .....	<b>1265</b>
<b>SWF19</b> .....	<b>1266</b>
<b>SWF20</b> .....	<b>1267</b>
<b>SWF21</b> .....	<b>1268</b>
<b>SWF22</b> .....	<b>1269</b>
<b>SWF23</b> .....	<b>1270</b>
<b>SWF24</b> .....	<b>1271</b>
<b>SWF25</b> .....	<b>1272</b>
<b>SWF26</b> .....	<b>1273</b>
<b>SWF27</b> .....	<b>1274</b>
<b>SWF28</b> .....	<b>1275</b>
<b>SWF29</b> .....	<b>1276</b>
<b>SWF30</b> .....	<b>1277</b>
<b>SWF31</b> .....	<b>1278</b>
<b>SWF32</b> .....	<b>1279</b>
<b>SWF33</b> .....	<b>1280</b>
<b>SWF34</b> .....	<b>1281</b>
<b>SWF35</b> .....	<b>1282</b>
<b>SWF36</b> .....	<b>1283</b>
<b>SWSMISCI</b> .....	<b>1284</b>
<b>Thread Dispatched Count Register</b> .....	<b>1285</b>
<b>Thread Faulted Count Register</b> .....	<b>1286</b>
<b>Thread Fault Status Register 0</b> .....	<b>1287</b>
<b>Thread Fault Status Register 1</b> .....	<b>1288</b>
<b>Thread Load Status Register 0</b> .....	<b>1289</b>

<b>Thread Load Status Register 1 .....</b>	<b>1290</b>
<b>Thread Mode Register.....</b>	<b>1291</b>
<b>Thread Restart Control Register.....</b>	<b>1294</b>
<b>TILECTL .....</b>	<b>1295</b>
<b>TiledResources Invalid Tile Detection Register.....</b>	<b>1296</b>
<b>Tiled Resources Translation Table Control Registers.....</b>	<b>1297</b>
<b>TiledResources VA Detection Registers .....</b>	<b>1298</b>
<b>Tiled Resources VA Translation Table L3 ptr - DW0 .....</b>	<b>1299</b>
<b>Tiled Resources VA Translation Table L3 ptr - DW1 .....</b>	<b>1300</b>
<b>TLB_RD_ADDRESS Register .....</b>	<b>1301</b>
<b>TLB_RD_DATA0 Register.....</b>	<b>1302</b>
<b>TLB_RD_DATA1 Register.....</b>	<b>1303</b>
<b>Transcode Attack Status Register .....</b>	<b>1304</b>
<b>TRNULLDETCT .....</b>	<b>1305</b>
<b>Turbo Media Control.....</b>	<b>1306</b>
<b>Unblock Message Act to Busy Detection Timer.....</b>	<b>1307</b>
<b>Unit Level Clock Gating Control 1 .....</b>	<b>1308</b>
<b>Unit Level Clock Gating Control 1 .....</b>	<b>1314</b>
<b>Unit Level Clock Gating Control 2 .....</b>	<b>1320</b>
<b>Unit Level Clock Gating Control 2 .....</b>	<b>1326</b>
<b>Unit Level Clock Gating Control 3 .....</b>	<b>1332</b>
<b>Unit Level Clock Gating Control 3 .....</b>	<b>1338</b>
<b>Unit Level Clock Gating Control 4 .....</b>	<b>1344</b>
<b>Unit Level Clock Gating Control 4 .....</b>	<b>1350</b>
<b>Unit Level Clock Gating Control 5 .....</b>	<b>1356</b>
<b>Unit Level Clock Gating Control 5 .....</b>	<b>1362</b>
<b>Unit Level Clock Gating Control 6 .....</b>	<b>1368</b>
<b>Unit Level Clock Gating Control 6 .....</b>	<b>1373</b>
<b>Unit Level Clock Gating Control 7 .....</b>	<b>1379</b>
<b>Unit Level Clock Gating Control 7 .....</b>	<b>1383</b>
<b>Unit Level Clock Gating Control 8 .....</b>	<b>1389</b>
<b>Unit Level Clock Gating Control 9 .....</b>	<b>1395</b>
<b>URB Context Offset .....</b>	<b>1396</b>

<b>Valid Bit Vector 0 for CVS.....</b>	<b>1397</b>
<b>Valid Bit Vector 0 for L3.....</b>	<b>1398</b>
<b>Valid Bit Vector 0 for MFX.....</b>	<b>1399</b>
<b>Valid Bit Vector 0 for MFX SL1 .....</b>	<b>1400</b>
<b>Valid Bit Vector 0 for MTTLB .....</b>	<b>1401</b>
<b>Valid Bit Vector 0 for MTVICTLB .....</b>	<b>1402</b>
<b>Valid Bit Vector 0 for RCC .....</b>	<b>1403</b>
<b>Valid Bit Vector 0 for RCCTLB.....</b>	<b>1404</b>
<b>Valid Bit Vector 0 for RCZTLB.....</b>	<b>1405</b>
<b>Valid Bit Vector 0 for TLBPEND registers.....</b>	<b>1406</b>
<b>Valid Bit Vector 0 for VEBX .....</b>	<b>1407</b>
<b>Valid Bit Vector 0 for WIDI.....</b>	<b>1408</b>
<b>Valid Bit Vector 0 for Z .....</b>	<b>1409</b>
<b>Valid Bit Vector 1 for CVS.....</b>	<b>1410</b>
<b>Valid Bit Vector 1 for L3.....</b>	<b>1411</b>
<b>Valid Bit Vector 1 for MFX.....</b>	<b>1412</b>
<b>Valid Bit Vector 1 for MFX SL1 .....</b>	<b>1413</b>
<b>Valid Bit Vector 1 for MTTLB .....</b>	<b>1414</b>
<b>Valid Bit Vector 1 for MTVICTLB .....</b>	<b>1415</b>
<b>Valid Bit Vector 1 for RCC .....</b>	<b>1416</b>
<b>Valid Bit Vector 1 for RCCTLB.....</b>	<b>1417</b>
<b>Valid Bit Vector 1 for RCZTLB.....</b>	<b>1418</b>
<b>Valid Bit Vector 1 for TLBPEND registers.....</b>	<b>1419</b>
<b>Valid Bit Vector 1 for VEBX .....</b>	<b>1420</b>
<b>Valid Bit Vector 1 for WIDI.....</b>	<b>1421</b>
<b>Valid Bit Vector 1 for Z .....</b>	<b>1422</b>
<b>Valid Bit Vector 2 for CVS.....</b>	<b>1423</b>
<b>Valid Bit Vector 2 for GAB.....</b>	<b>1424</b>
<b>Valid Bit Vector 2 for L3.....</b>	<b>1425</b>
<b>Valid Bit Vector 2 for MFX.....</b>	<b>1426</b>
<b>Valid Bit Vector 2 for MFX SL1 .....</b>	<b>1427</b>
<b>Valid Bit Vector 2 for RCC .....</b>	<b>1428</b>
<b>Valid Bit Vector 2 for Z .....</b>	<b>1429</b>

<b>Valid Bit Vector 3 for CVS.....</b>	<b>1430</b>
<b>Valid Bit Vector 3 for L3.....</b>	<b>1431</b>
<b>Valid Bit Vector 3 for MFX.....</b>	<b>1432</b>
<b>Valid Bit Vector 3 for MFX SL1 .....</b>	<b>1433</b>
<b>Valid Bit Vector 3 for RCC .....</b>	<b>1434</b>
<b>Valid Bit Vector 3 for Z .....</b>	<b>1435</b>
<b>Valid Bit Vector 4 for L3.....</b>	<b>1436</b>
<b>Valid Bit Vector 4 for MFX.....</b>	<b>1437</b>
<b>Valid Bit Vector 4 for MFX SL1 .....</b>	<b>1438</b>
<b>Valid Bit Vector 4 for RCC .....</b>	<b>1439</b>
<b>Valid Bit Vector 4 for Z .....</b>	<b>1440</b>
<b>Valid Bit Vector 5 for L3.....</b>	<b>1441</b>
<b>Valid Bit Vector 5 for MFX.....</b>	<b>1442</b>
<b>Valid Bit Vector 5 for MFX SL1 .....</b>	<b>1443</b>
<b>Valid Bit Vector 5 for RCC .....</b>	<b>1444</b>
<b>Valid Bit Vector 5 for Z .....</b>	<b>1445</b>
<b>Valid Bit Vector 6 for L3.....</b>	<b>1446</b>
<b>Valid Bit Vector 6 for MFX.....</b>	<b>1447</b>
<b>Valid Bit Vector 6 for MFX SL1 .....</b>	<b>1448</b>
<b>Valid Bit Vector 6 for RCC .....</b>	<b>1449</b>
<b>Valid Bit Vector 6 for Z .....</b>	<b>1450</b>
<b>Valid Bit Vector 7 for L3.....</b>	<b>1451</b>
<b>Valid Bit Vector 7 for MFX.....</b>	<b>1452</b>
<b>Valid Bit Vector 7 for MFX SL1 .....</b>	<b>1453</b>
<b>Valid Bit Vector 7 for RCC .....</b>	<b>1454</b>
<b>Valid Bit Vector 7 for Z .....</b>	<b>1455</b>
<b>Valid Bit Vector 8 for L3.....</b>	<b>1456</b>
<b>Valid Bit Vector 8 for Z .....</b>	<b>1457</b>
<b>Valid Bit Vector 9 for L3.....</b>	<b>1458</b>
<b>Valid Bit Vector 9 for Z .....</b>	<b>1459</b>
<b>Valid Bit Vector 10 for L3 .....</b>	<b>1460</b>
<b>Valid Bit Vector 10 for Z .....</b>	<b>1461</b>
<b>Valid Bit Vector 11 for L3 .....</b>	<b>1462</b>

<b>Valid Bit Vector 11 for Z .....</b>	<b>1463</b>
<b>Valid Bit Vector 12 for L3 .....</b>	<b>1464</b>
<b>Valid Bit Vector 12 for Z .....</b>	<b>1465</b>
<b>Valid Bit Vector 13 for L3 .....</b>	<b>1466</b>
<b>Valid Bit Vector 13 for Z .....</b>	<b>1467</b>
<b>Valid Bit Vector 14 for L3 .....</b>	<b>1468</b>
<b>Valid Bit Vector 14 for Z .....</b>	<b>1469</b>
<b>Valid Bit Vector 15 for L3 .....</b>	<b>1470</b>
<b>Valid Bit Vector 15 for Z .....</b>	<b>1471</b>
<b>Valid Bit Vector 16 for L3 .....</b>	<b>1472</b>
<b>Valid Bit Vector 17 for L3 .....</b>	<b>1473</b>
<b>Valid Bit Vector 18 for L3 .....</b>	<b>1474</b>
<b>Valid Bit Vector 19 for L3 .....</b>	<b>1475</b>
<b>Valid Bit Vector 20 for L3 .....</b>	<b>1476</b>
<b>Valid Bit Vector 21 for L3 .....</b>	<b>1477</b>
<b>Valid Bit Vector 22 for L3 .....</b>	<b>1478</b>
<b>Valid Bit Vector 23 for L3 .....</b>	<b>1479</b>
<b>Valid Bit Vector for VLF .....</b>	<b>1480</b>
<b>Valid Bit Vector for VLFSL1 .....</b>	<b>1481</b>
<b>VC .....</b>	<b>1482</b>
<b>VCES Idle Switch Delay .....</b>	<b>1483</b>
<b>VCID .....</b>	<b>1484</b>
<b>VCS_PREEMPTION_HINT .....</b>	<b>1485</b>
<b>VCS_PREEMPTION_HINT_UDW .....</b>	<b>1487</b>
<b>VCS Context ID Preemption Hint .....</b>	<b>1488</b>
<b>VCS Context Sizes .....</b>	<b>1489</b>
<b>VCS Context Timestamp Count .....</b>	<b>1490</b>
<b>VCS Counter for the bit stream decode engine .....</b>	<b>1491</b>
<b>VCS Error Identity Register .....</b>	<b>1492</b>
<b>VCS Error Mask Register .....</b>	<b>1493</b>
<b>VCS Error Status Register .....</b>	<b>1494</b>
<b>VCS Execute Condition Code Register .....</b>	<b>1495</b>
<b>VCS General Purpose Register .....</b>	<b>1496</b>

VCS Hardware Status Mask Register .....	1497
VCS IDLE Max Count .....	1498
VCS Idle Switch Delay .....	1499
VCS Instruction Parser Mode Register .....	1500
VCS Interrupt Mask Register.....	1502
VCS Mode Register for Software Interface.....	1503
VCS Reported Timestamp Count.....	1505
VCS Reset Control Register .....	1506
VCS Ring Buffer Next Context ID Register .....	1507
VCS Semaphore Polling Interval on Wait .....	1508
VCS Threshold for the counter of bit stream decode engine .....	1509
VCW Clock Count.....	1510
VCW Internal Latency.....	1511
VCW Min Max Latency.....	1512
VCW Total Latency.....	1513
VCW XY position.....	1514
VEBOX TLB Control Register .....	1515
VEBX Context Element Descriptor (High Part).....	1516
VEBX Context Element Descriptor (Low Part) .....	1517
VEBX Context Element Descriptor (Low Part) .....	1518
VEBX Fault Counter .....	1519
VEBX Fixed Counter.....	1520
VEBX LRA 0 .....	1521
VEBX LRA 1 .....	1522
VEBX PDP0/PML4/PASID Descriptor (High Part) .....	1524
VEBX PDP0/PML4/PASID Descriptor (Low Part) .....	1525
VEBX PDP1 Descriptor Register (High Part) .....	1526
VEBX PDP1 Descriptor Register (Low Part) .....	1527
VEBX PDP2 Descriptor Register (High Part) .....	1528
VEBX PDP2 Descriptor Register (Low Part) .....	1529
VEBX PDP3 Descriptor Register (High Part) .....	1530
VEBX PDP3 Descriptor Register (Low Part) .....	1531
VECS_PREEMPTION_HINT.....	1532

<b>VECS Context ID Preemption Hint .....</b>	<b>1534</b>
<b>VECS Context Timestamp Count .....</b>	<b>1535</b>
<b>VECS Counter for the Video Enhancement Engine .....</b>	<b>1536</b>
<b>VECS Error Identity Register .....</b>	<b>1537</b>
<b>VECS Error Mask Register .....</b>	<b>1538</b>
<b>VECS Error Status Register .....</b>	<b>1539</b>
<b>VECS General Purpose Register .....</b>	<b>1540</b>
<b>VECS Hardware Status Mask Register .....</b>	<b>1541</b>
<b>VECS IDLE Max Count .....</b>	<b>1542</b>
<b>VECS Instruction Parser Mode Register .....</b>	<b>1543</b>
<b>VECS Interrupt Mask Register.....</b>	<b>1545</b>
<b>VECS Mode Register for Software Interface.....</b>	<b>1546</b>
<b>VECS PREEMPTION HINT UDW .....</b>	<b>1548</b>
<b>VECS Reported Timestamp Count.....</b>	<b>1549</b>
<b>VECS Reset Control Register .....</b>	<b>1550</b>
<b>VECS Semaphore Polling Interval on Wait .....</b>	<b>1551</b>
<b>VECS Sleep State and PSMI Control.....</b>	<b>1552</b>
<b>VECS Threshold for the Counter of Video Enhancement Engine .....</b>	<b>1554</b>
<b>VEO Current Pipe 0 XY Register.....</b>	<b>1555</b>
<b>VEO DN Pipe 0 XY Register .....</b>	<b>1556</b>
<b>VEO DN Pipe 1 XY Register .....</b>	<b>1557</b>
<b>VEO DV Count Register.....</b>	<b>1558</b>
<b>VEO DV Hold Register .....</b>	<b>1559</b>
<b>VEO Previous Pipe 0 XY Register.....</b>	<b>1562</b>
<b>VF Scratch Pad.....</b>	<b>1563</b>
<b>VFW Credit Count Register .....</b>	<b>1565</b>
<b>VIC Virtual page Address Registers .....</b>	<b>1566</b>
<b>VIDEOBUSYCOUNTER .....</b>	<b>1567</b>
<b>Video Enhancement Mode Register.....</b>	<b>1568</b>
<b>Video Mode Register.....</b>	<b>1571</b>
<b>VS Invocation Counter .....</b>	<b>1574</b>
<b>Wait For Event and Display Flip Flags Register.....</b>	<b>1575</b>
<b>Wait For Event and Display Flip Flags Register 1.....</b>	<b>1580</b>

Walkers Fault Register .....	1586
WD_WNIC_MSG_ADDR .....	1587
WGBOX State Arbitration Priority Control .....	1588
WIDI LRA 0 .....	1589
WIDI LRA 1 .....	1590
WIDI TLB Control Register .....	1591
WRID_VALID_REG0 .....	1592
WRID_VALID_REG1 .....	1593
WRID_VALID_REG2 .....	1594
Write Watermark .....	1595
ZTLB LRA 0 .....	1596
ZTLB LRA 1 .....	1597

## Advanced Features Length and Capabilities

AFLC - Advanced Features Length and Capabilities			
DWord	Bit	Description	
0	31:26	<b>RESERVED</b>	Default Value: 00h Access: RO Reserved
	25	<b>FLR_CAP</b>	Default Value: 1b Access: RO Function Level Reset Capability (FLR_CAP): 0: Function Level Reset is not supported 1: Function Level Reset is supported
	24	<b>TP_CAP</b>	Default Value: 1b Access: RO Transactions Pending Capability (TP_CAP): 0: Transactions Pending bit is not supported 1: Transactions Pending bit is supported
	23:16	<b>LENGTH</b>	Default Value: 06h Access: RO Advanced Features Structure Length(LENGTH): The Advanced Features capability structure is 6bytes long.
	15:8	<b>NXT_PTR</b>	Default Value: 00h Access: R/W Once Next Pointer (NXT_PTR):

## AFLC - Advanced Features Length and Capabilities

		Points to the next item in the list (B0=Vendor Capabilities ID). This register should be programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be cleared by a Reset. Write once so capabilities list can be changed if needed.				
7:0	<b>CAP_ID</b>	<table border="1"> <tr> <td>Default Value:</td><td>13h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Capability Identifier (CAP_ID): A value of 13h identifies that this PCI Function is capable of Advanced Features.</p>	Default Value:	13h	Access:	RO
Default Value:	13h					
Access:	RO					

## Advanced Scheduler Reset Request Messages

ASSRREQ - Advanced Scheduler Reset Request Messages				
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask</p> <p>In order to write to bits 15:0, the corresponding message mask bits must be written.</p> <p>For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000</p>	Access:	RO
Access:	RO			
15:4	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
Access:	RO			
3	<p><b>VINunit cmfxrst reset request message ( 2nd Vbox)</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit in 2nd Vbox:</p> <ul style="list-style-type: none"> <li>'1' : CMFX Reset Requested</li> <li>- This bit is cleared by the CP upon completion of the reset request</li> <li>'0' : CMFX Reset Not Requested</li> </ul>	Access:	R/W Set	
Access:	R/W Set			
2	<p><b>VINunit cmfxrst Reset Request message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>CMFX Reset Request Message from the VINunit:</p> <ul style="list-style-type: none"> <li>'1' : CMFX Reset Requested</li> <li>- This bit is cleared by the CP upon completion of the reset request</li> <li>'0' : CMFX Reset Not Requested</li> </ul>	Access:	R/W Set	
Access:	R/W Set			
1	<p><b>Render AS Reset Request Message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Render AS Reset Request Message from the CSunit:</p> <ul style="list-style-type: none"> <li>'1' : Render AS Reset Requested</li> <li>- This bit is cleared by the CP upon completion of the reset request</li> <li>'0' : Render AS Reset Not Requested</li> </ul>	Access:	R/W Set	
Access:	R/W Set			

ASSRREQ - Advanced Scheduler Reset Request Messages				
	0	<p><b>Media AS Reset Request Message</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W Set</td></tr> </table> <p>Media AS Reset Request Message from the VCSunit:  '1' : Media AS Reset Requested  - This bit is cleared by the CP upon completion of the reset request  '0' : Media AS Reset Not Requested</p>	Access:	R/W Set
Access:	R/W Set			

## Aggregate\_Perf\_Counter\_A31

<b>OAPERF_A31 - Aggregate_Perf_Counter_A31</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	BSpec			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	028F8h			
Valid Projects:	[CHV, BSW]			
This register reflects the count value of the OA Performance counter A31				
DWord	Bit	Description		
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Format:	U32
Format:	U32			

## Aggregate\_Perf\_Counter\_A32

<b>OAPERF_A32 - Aggregate_Perf_Counter_A32</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	BSpec			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	02900h			
Valid Projects:	[CHV, BSW]			
This register reflects the count value of the OA Performance counter A32				
DWord	Bit	Description		
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Format:	U32
Format:	U32			

## Aggregate\_Perf\_Counter\_A33

<b>OAPERF_A33 - Aggregate_Perf_Counter_A33</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	BSpec			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	02904h			
Valid Projects:	[CHV, BSW]			
This register reflects the count value of the OA Performance counter A33				
DWord	Bit	Description		
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Format:	U32
Format:	U32			

## Aggregate\_Perf\_Counter\_A34

<b>OAPERF_A34 - Aggregate_Perf_Counter_A34</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	BSpec			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	02908h			
Valid Projects:	[CHV, BSW]			
This register reflects the count value of the OA Performance counter A34				
DWord	Bit	Description		
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Format:	U32
Format:	U32			

## Aggregate\_Perf\_Counter\_A35

<b>OAPERF_A35 - Aggregate_Perf_Counter_A35</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	BSpec			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	0290Ch			
Valid Projects:	[CHV, BSW]			
This register reflects the count value of the OA Performance counter A35				
DWord	Bit	Description		
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Format:	U32
Format:	U32			

## Aggregate Perf Counter A1

<b>OAPERF_A1 - Aggregate Perf Counter A1</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02808h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A1. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	Considerations: This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

## Aggregate Perf Counter A5

OAPERF_A5 - Aggregate Perf Counter A5		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: BSpec		
Default Value: 0x00000000		
Access: R/W		
Size (in bits): 32		
Address: 02828h		
Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A5. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A7

OAPERF_A7 - Aggregate Perf Counter A7		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: BSpec		
Default Value: 0x00000000		
Access: R/W		
Size (in bits): 32		
Address: 02838h		
Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A7. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A8

OAPERF_A8 - Aggregate Perf Counter A8		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: BSpec		
Default Value: 0x00000000		
Access: R/W		
Size (in bits): 32		
Address: 02840h		
Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A8. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A9

OAPERF_A9 - Aggregate Perf Counter A9		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02848h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A10

OAPERF_A10 - Aggregate Perf Counter A10		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 02850h Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A10. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<b>Considerations</b> This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

## Aggregate Perf Counter A11

OAPERF_A11 - Aggregate Perf Counter A11		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02858h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A11. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A12

OAPERF_A12 - Aggregate Perf Counter A12		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 02860h Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A12. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<b>Considerations</b> This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

## Aggregate Perf Counter A13

OAPERF_A13 - Aggregate Perf Counter A13		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02868h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A13. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A14

OAPERF_A14 - Aggregate Perf Counter A14		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: BSpec		
Default Value: 0x00000000		
Access: R/W		
Size (in bits): 32		
Address: 02870h		
Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A14. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A15

OAPERF_A15 - Aggregate Perf Counter A15		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02878h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A15. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A16

OAPERF_A16 - Aggregate Perf Counter A16		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 02880h Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A16. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<b>Considerations</b> This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

## Aggregate Perf Counter A17

OAPERF_A17 - Aggregate Perf Counter A17		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02888h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A17. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A18

OAPERF_A18 - Aggregate Perf Counter A18		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: BSpec		
Default Value: 0x00000000		
Access: R/W		
Size (in bits): 32		
Address: 02890h		
Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A21

OAPERF_A21 - Aggregate Perf Counter A21		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	028A8h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A21. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A22

OAPERF_A22 - Aggregate Perf Counter A22		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	028B0h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A22. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A23

OAPERF_A23 - Aggregate Perf Counter A23		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	028B8h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A23. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A24

OAPERF_A24 - Aggregate Perf Counter A24		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: BSpec		
Default Value: 0x00000000		
Access: R/W		
Size (in bits): 32		
Address: 028C0h		
Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A24. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A25

OAPERF_A25 - Aggregate Perf Counter A25		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	028C8h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A25. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A26

OAPERF_A26 - Aggregate Perf Counter A26		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 028D0h Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A26. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<b>Considerations</b> This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

## Aggregate Perf Counter A27

OAPERF_A27 - Aggregate Perf Counter A27		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	028D8h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A27. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A28

OAPERF_A28 - Aggregate Perf Counter A28		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 028E0h Valid Projects: [CHV, BSW]		
This register reflects the count value of the OA Performance counter A28. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<b>Considerations</b> This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

## Aggregate Perf Counter A29

OAPERF_A29 - Aggregate Perf Counter A29		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	028E8h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A29. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## Aggregate Perf Counter A30

OAPERF_A30 - Aggregate Perf Counter A30		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	028F0h	
Valid Projects:	[CHV, BSW]	
This register reflects the count value of the OA Performance counter A30. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	<p><b>Considerations</b></p> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>

## AFCTLSTS

AFCTLSTS - AFCTLSTS						
DWord	Bit	Description				
0	15:9	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved (RSVD)</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	8	<p><b>TP</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Transaction Pending (TP): 1: The Function has issued one or more non-posted transactions which have not been completed, including non-posted transactions that a target has terminated with Retry. 0: All non-posted transactions have been completed.</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	7:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved (RSVD)</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	0	<p><b>INIT_FLR</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Initiate Function Level Reset (INIT_FLR): A write of 1b initiates Function Level Reset (FLR). FLR requirements are defined in the PCI Express Base Specification. Registers and state information that do not apply to conventional PCI are exempt from the FLR requirements given there. Once written 1, FLR will be initiated. During FLR, a read will return 1's since device 2 reads abort. Once FLR completes, hardware will clear the bit to 0.</p>	Default Value:	0b	Access:	R/W Set
Default Value:	0b					
Access:	R/W Set					

## All Engine Fault Register

FAULT_REG - All Engine Fault Register						
DWord	Bit	Description				
0	31:1	<p><b>All Engine Fault Register</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:15]: Reserved.    Bit[14:12]:    Engine ID:    000b - GFX.    001b - MFX0.    010b - MFX1.    011b - VEBX.    100b - BLT.    110b - WIDI.    Bit[11]: Reserved.    Bit[10:3]: SRCID of Fault.    This is the Source ID of the unit that requested the cycle that generated the First Page fault for this engine. This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW.    Bit[2:1]:    Fault Type (GFX_FT):    Type of Fault recorded:    00b - Invalid PTE Fault.    01b - Invalid PDE Fault.    10b - Invalid PDPE Fault.    11b - Invalid PML4E Fault.    This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW.    All bits are only valid with bit[0]=1.</p>	Default Value:	00000000000000000000000000000000b	Access:	R/W
Default Value:	00000000000000000000000000000000b					
Access:	R/W					
0	0	<p><b>Valid Bit</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This bit indicates that the first fault for this engine has been recorded. It can only be cleared by SW, which also clears the other fields.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## ARAT CUTRIG HI

ARAT_CUTRIG_HI - ARAT CUTRIG HI						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0A1B4h					
DWord	Bit	Description				
0	31:0	<p><b>ARAT TRIG HI</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">[31:0]: 63:32 of (ARAT_TDELT A + TSC)[63:32] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG</td></tr> </table>	Access:	RO	[31:0]: 63:32 of (ARAT_TDELT A + TSC)[63:32] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG	
Access:	RO					
[31:0]: 63:32 of (ARAT_TDELT A + TSC)[63:32] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG						

## ARAT CUTRIG LO

ARAT_CUTRIG_LO - ARAT CUTRIG LO						
DWord	Bit	Description				
0	31:3	<b>ARAT TRIG LO</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>31:3 of (ARAT_TDELT A + TSC)[31:3] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG</td> <td></td> </tr> </table>	Access:	RO	31:3 of (ARAT_TDELT A + TSC)[31:3] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG	
Access:	RO					
31:3 of (ARAT_TDELT A + TSC)[31:3] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG						
2	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO			
Access:	RO					
1:0	<b>ARAT TRIG Mode</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>0xA174[1:0] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG</td> <td></td> </tr> </table>	Access:	RO	0xA174[1:0] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG		
Access:	RO					
0xA174[1:0] when A174[0] transitions to a one, or when A174[1:0]=11 and TSC crosses over ARAT_TRIG						

## ARAT Delta (LSB)

ARAT_TDELTA_LOW - ARAT Delta (LSB)						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0A174h					
DWord	Bit	Description				
0	31:3	<b>Lower Bits of Delta Time for ARAT</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Low Bits [31:3] of Delta Time, in 80ns increments(LSB would be in 10ns increments, if it went down to zero)</td></tr> </table>	Access:	R/W	Low Bits [31:3] of Delta Time, in 80ns increments(LSB would be in 10ns increments, if it went down to zero)	
Access:	R/W					
Low Bits [31:3] of Delta Time, in 80ns increments(LSB would be in 10ns increments, if it went down to zero)						
2	<b>Reserved</b>					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO			
Access:	RO					
1	1	<b>ARAT Mode</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">0b : One-Shot Mode (default) 1b : Periodic Mode</td></tr> </table>	Access:	R/W	0b : One-Shot Mode (default) 1b : Periodic Mode	
Access:	R/W					
0b : One-Shot Mode (default) 1b : Periodic Mode						
0	<b>ARAT Enable</b>					
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">0b : ARAT Disabled (default) 1b : ARAT Enabled</td></tr> </table>	Access:	R/W	0b : ARAT Disabled (default) 1b : ARAT Enabled	
Access:	R/W					
0b : ARAT Disabled (default) 1b : ARAT Enabled						

## ARAT Delta (MSB)

ARAT_TDELTA_HIGH - ARAT Delta (MSB)		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 0A170h		
DWord	Bit	Description
0	31:24	<b>Reserved</b>
	31:24	Access: RO
	23:0	<b>Upper Bits of Delta Time for ARAT</b>
	23:0	Access: R/W High Bits [55:32] of Delta Time, in 80ns increments

## ARAT POST CU BUSY

ARAT_POSTCUBUSY - ARAT POST CU BUSY		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 0A17Ch		
DWord	Bit	Description
0	31:3	<b>ARAT PostThreshold</b> Access: R/W PostThreshold, in 80ns increments to prevent short gfx_clockstartreq. If current_TSC - ARAT_CUTRIG > PostThreshold, show GFX as busy.
	2:0	<b>Reserved</b> Access: RO

## ARAT PRE CU BUSY

ARAT_PRECUBUSY - ARAT PRE CU BUSY						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0A178h						
DWord	Bit	Description				
0	31:3	<b>ARAT PreThreshold</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">PreThreshold, in 80ns increments to prevent short gfx_clockstartreq. If ARAT_CUTRIG minus current_TSC &lt; PreThreshold, show GFX as busy.</td></tr> </table>	Access:	R/W	PreThreshold, in 80ns increments to prevent short gfx_clockstartreq. If ARAT_CUTRIG minus current_TSC < PreThreshold, show GFX as busy.	
Access:	R/W					
PreThreshold, in 80ns increments to prevent short gfx_clockstartreq. If ARAT_CUTRIG minus current_TSC < PreThreshold, show GFX as busy.						
2:0	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO			
Access:	RO					

## Arbiter Control Register

<b>GARBCNTLREG - Arbiter Control Register</b>					
Register Space: MMIO: 0/2/0					
Project: CHV, BSW					
Source: PRM					
Default Value: 0x29124100 CHV, BSW					
Size (in bits): 32					
Address: 0B004h					
<b>DWord</b>	<b>Bit</b>	<b>Description</b>			
0	31	<b>Reserved</b>			
	30	<b>Disables hashing function</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Disables hashing function to generate bank_id[1:0] for L3\$ bank accessing, and forces the use of address[7:6] for bank_id[1:0].0: (default) Hash function enabled to generate L3\$ bank IDs.          1: L3\$ address[7:6] used as L3\$ bank IDs.  <code>Incf_csr_l3bankidhashdis</code>.          (This bit needs to set corresponding bit <code>lpfcon_csr_l3bankidhashdis</code> in LPFC.)</p>	Access:	R/W	
Access:	R/W				
29:28	<b>Arbitration priority order between RCC and MSC</b> <table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Arbitration priority order between RCC and MSC.          00b/11b: Invalid; default setting used.          10b: Default setting; RCC MSC (i.e., MSC has higher priority).          01b: RCC MSC (i.e., RCC has higher priority).  <code>Incf_csr_rcc_msc_pri[1:0]</code>.</p>	Default Value:	10b	Access:	R/W
Default Value:	10b				
Access:	R/W				
27:22	<b>Arbitration priority order between RCZ, STC, and HIZ</b> <table border="1"> <tr> <td>Default Value:</td> <td>100100b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Arbitration priority order between RCZ, STC, and HIZ.          100100b: Default setting; RCZ STC HIZ.          (i.e., RCZ has lowest priority; HIZ has highest priority).          100001b: RCZ ; HIZ ; STC.          011000b: STC ; RCZ ; HIZ.          010010b: STC ; HIZ ; RCZ.          001001b: HIZ ; RCZ ; STC.          000110b: HIZ ; STC ; RCZ.          Note: Others settings are invalid, and result in use of default.  <code>Incf_csr_rcz_stc_hiz_pri[5:0]</code>.</p>	Default Value:	100100b	Access:	R/W
Default Value:	100100b				
Access:	R/W				

## GARBCNTLREG - Arbiter Control Register

	<b>21:19</b>	<b>Write data port arbitration priority between Z client writes and L3\$ evictions</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>010b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Z Max Write Request Limit Count (GFXC_MRLC).            This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (both Slice 0 and 1). Minimum count value must be = 1.  <code>Incf_csr_wdpagapz[2:0]</code>.</p>	Default Value:	010b	Access:	R/W
Default Value:	010b					
Access:	R/W					
	<b>18:16</b>	<b>Write data port arbitration priority between C client writes and Z/L3\$ writes/evictions</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>010b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>C Max Request Limit Count (GFXZ_MRLC).            This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (both Slice 0 and 1). Minimum count value must be = 1.  <code>Incf_csr_wdpagapc[2:0]</code>.</p>	Default Value:	010b	Access:	R/W
Default Value:	010b					
Access:	R/W					
	<b>15</b>	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO		
Access:	RO					
	<b>14:12</b>	<b>L3 Max Write Request Limit Count</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>100b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3 Max Write Request Limit Count (GFXL3_MRLC).            This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.  <code>Incf_csr_wdpagapl3[2:0]</code>.</p>	Default Value:	100b	Access:	R/W
Default Value:	100b					
Access:	R/W					
	<b>11:9</b>	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO		
Access:	RO					
	<b>8</b>	<b>GAPs_fixarb_en</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p><code>Incf_csr_gaps_fixarb_en</code>.</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	<b>6:0</b>	<b>Reserved</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Project:	CHV, BSW	Access:	RO
Project:	CHV, BSW					
Access:	RO					

## Arbiter Mode Control Register

<b>ARB_MODE - Arbiter Mode Control Register</b>								
DWord	Bit	Description						
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Mask Bits act as Write Enables for the bits[15:0] of this register.</p>	Default Value:	0000000000000000b	Access:	RO		
Default Value:	0000000000000000b							
Access:	RO							
	15	<p><b>Extra Register Bit 15</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit 15 toggles (XOR) the meaning of Per Client Write Drop Enables (Register 40b4); If 0, drop per client happens as stated in register 40b4 definition; If 1, the meaning changes, and a 1 on a bit in register 40b4 means dont drop while 0 means drop. In this case, the default (for clients not included in 40b4) will be drop enabled.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	14	<p><b>Extra Register Bit 14</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>PD load disable - When this bit is set, the PD load is disabled for GFX/MFX0/MFX1.  A-step: Default Value: 0  B-step: Default Value: 0 - Bug ID: 1905990  Future steppings can have value 1.</p>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							
	13	<p><b>DC GDR</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	12	<p><b>HIZ GDR</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	11	<p><b>STC GDR</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							

## ARB\_MODE - Arbiter Mode Control Register

		<b>BLB GDR</b>
	10	Default Value: 0b Access: R/W
	9	<b>GAM PD GDR</b>
		Default Value: 0b Access: R/W
	8	<b>Extra Register Bit 8</b>
		Default Value: 0b Access: R/W
		<b>Description</b>
		Snoop Override [CHV, BSW Only] 0 - No override (default) 1 - Snoop is set for all accesses to memory
	7:6	<b>Cacheability Attribute Override</b>
		Default Value: 00b Access: R/W
		00b No override. 01b UC (LLC/eLLC) - Allocation age is don't care. 10b WT in LLC/eLLC - Aged is 3. 11b WB in LLC/eLLC - Aged is 3. The above conditions apply for the following conditions only: 1. Register overwrite except for GTT, CFG and L3 coherent wcil cycles 2. Read- GTTRD, CFGRD 3. Write- GTTWR, CFGWR, DMWR (with gam_ci_wcoherencytype[2:0] = "001" WCIL* w/self snoop)
	5	<b>Extra Register Bit 5</b>
		Default Value: 0b Access: R/W
		Reserved.
	4	<b>VMC GDR Enable</b>
		Default Value: 0b Access: R/W
		When this bit is set, data requested from the VMC client is generated by the GDR Algorithm.
	3	<b>Texture Cache (MT) GDR Enable Bit</b>
		Default Value: 0b Access: R/W
		When this bit is set, data requested from the Texture Cache (MT) client is generated by the GDR algorithm.

## ARB\_MODE - Arbiter Mode Control Register

	2	<b>Depth (RCZ) Cache GDR Enable bit</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Depth Cache GDR enable bit. Project: All. Format: U1. When this bit is set, data requested from the Depth Cache client is generated by the GDR algorithm (See GDR algorithm in xxx section).</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	1	<b>Color Cache (RCC) GDR Enable Bit</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>When this bit is set, data requested from the Color Cache (RCC) client is generated by the GDR algorithm.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	0	<b>GTT Accesses GDR</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>When this bit is enabled along with the Client's GDR bit, PPGTT and GGTT requests for this memory access are also tagged as GDR to SQ.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## ASLS

ASLS - ASLS						
Register Space: PCI: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32 Address: 000FCh						
ASL Storage.						
This software scratch register only needs to be read/write accessible. The exact bit register usage must be worked out in common between System BIOS and driver software, but storage for switching/indicating up to 6 devices is possible with this amount. For each device, the ASL control method will require two bits for _DOD (BIOS detectable yes or no, VGA/NonVGA), one bit for _DGS (enable/disable requested), and two bits for _DCS (enabled now/disabled now, connected or not).						
DWord	Bit	Description				
0	31:0	<b>SCRATCH</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This register provides a means for the BIOS to communicate with the driver. This definition of this scratch register is worked out in common between System BIOS and driver software. Storage for up to 6 devices is possible. For each device, the ASL control method requires two bits for _DOD (BIOS detectable yes or no, VGA/NonVGA), one bit for _DGS (enable/disable requested), and two bits for DCS (enabled now/disabled now, connected or not).</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## ASYNC\_SLICE\_COUNT

ASYNC_SLICE_COUNT - ASYNC_SLICE_COUNT								
DWord	Bit	Description						
0	31:11	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved</td><td></td></tr> </table>	Default Value:	00000h	Access:	RO	Reserved	
Default Value:	00000h							
Access:	RO							
Reserved								
	10:8	<b>Async_SS</b> <table border="1"> <tr> <td>Default Value:</td><td>010b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Number of subslices to power (Async Mode):            001 : 1 subslice            010 : 2 subslices (GT1-based CHV, BSW only)            Actual SSs used = Async_SS if SScountEn=0            Actual SSs used = SScount if SScountEn=1</p>	Default Value:	010b	Access:	R/W		
Default Value:	010b							
Access:	R/W							
	7:4	<b>Async_EU</b> <table border="1"> <tr> <td>Default Value:</td><td>1000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum number of EUs to power per subslice if multiple subslices enabled Async Mode            Actual EUs used = Async_EU if EUmin &lt; Async_EU &lt; EUmax            Actual EUs used = EUmax if Async_EU &gt;= EUmax            Actual EUs used = EUmin if EUmin &gt;= Async_EU</p>	Default Value:	1000b	Access:	R/W		
Default Value:	1000b							
Access:	R/W							
	3	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved</td><td></td></tr> </table>	Default Value:	0b	Access:	RO	Reserved	
Default Value:	0b							
Access:	RO							
Reserved								
	2:0	<b>temp_slicecount</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Slice Count Request in Asynchronous Mode.</p>	Default Value:	000b	Access:	R/W		
Default Value:	000b							
Access:	R/W							

## Auto Draw End Offset

3DPRIM_END_OFFSET - Auto Draw End Offset						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: RenderCS						
Default Value: 0x00000000						
Access: R/W						
Size (in bits): 32						
Address: 02420h-02423h						
Valid Projects:						
DWord	Bit	Description				
0	31:0	<b>End Offset</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U32</td></tr> <tr> <td colspan="2" style="padding: 2px;">This register is used to store the end offset value used by the Vertex Fetch to determine when to stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set in the 3D_PRIMITIVE command.</td></tr> </table>	Format:	U32	This register is used to store the end offset value used by the Vertex Fetch to determine when to stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set in the 3D_PRIMITIVE command.	
Format:	U32					
This register is used to store the end offset value used by the Vertex Fetch to determine when to stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set in the 3D_PRIMITIVE command.						

## Base of Data Stolen Memory

BDSM - Base of Data Stolen Memory								
DWord	Bit	Description						
0	31:20	<p><b>BDSM</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>BDSM: BASE_OF_Data_STOLEN_MEMORY. This register contains bits 31 to 20 of the base address of Data stolen DRAM memory. For certain GTLC generated accesses, this base register will be added to GTLC-provided offset address, forming the full physical address for the PFI fabric. This is also used as a base for VGA paged accesses.</p>	Default Value:	000h	Access:	R/W Lock		
Default Value:	000h							
Access:	R/W Lock							
	19:1	<p><b>RESERVED</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reserved</td> <td></td> </tr> </table>	Default Value:	00000h	Access:	RO	Reserved	
Default Value:	00000h							
Access:	RO							
Reserved								
	0	<p><b>BDSM_LOCK</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This bit will lock all writable settings in this register, including itself.</p>	Default Value:	0b	Access:	R/W Lock		
Default Value:	0b							
Access:	R/W Lock							

## Base of GTT Stolen Memory

BGSM - Base of GTT Stolen Memory		
Register Space:	PCI: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	00070h	
<b>Base of GTT table in Gfx Stolen Memory</b> The GTT table is located within Graphics Stolen Memory in DRAM space. The base of stolen memory will always be below 4G.		
DWord	Bit	Description
0	31:20	<b>BGSM</b>
		Default Value: 000h Access: R/W Lock
		BGSM: Gfx Base of GTT Stolen Memory. This register contains bits 31 to 20 of the base address of GTT Table in stolen DRAM memory. BIOS determines base of GTT stolen memory by subtracting the GTT graphics stolen memory size (PCI offset 50 bits 9:8) from the Graphics Base of Data stolen(PCI offset 5C bits 31:20).
		<b>RESERVED</b> Default Value: 00000h Access: RO Reserved
	0	<b>BGSM_LOCK</b>
		Default Value: 0b Access: R/W Lock This bit will lock all writeable settings in this register including itself

## Batch Address Difference Register

BB_ADDR_DIFF - Batch Address Difference Register			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000000		
Access:	R/W		
Size (in bits):	32		
Address:	02154h-02157h		
Name:	Batch Address Difference Register		
ShortName:	BB_ADDR_DIFF_RCSUNIT		
Address:	12154h-12157h		
Name:	Batch Address Difference Register		
ShortName:	BB_ADDR_DIFF_VCSUNIT0		
Address:	1A154h-1A157h		
Name:	Batch Address Difference Register		
ShortName:	BB_ADDR_DIFF_VECSUNIT		
Address:	1C154h-1C157h		
Name:	Batch Address Difference Register		
ShortName:	BB_ADDR_DIFF_VCSUNIT1		
Address:	22154h-22157h		
Name:	Batch Address Difference Register		
ShortName:	BB_ADDR_DIFF_BCSUNIT		
This register contains the difference between the start of the last batch and where the last initiated Batch Buffer is currently fetching commands.			
<b>Programming Notes</b>			
<b>Programming Restriction:</b>			
This register should NEVER be programmed by driver, this is for HW internal use only.			
DWord	Bit	Description	
0	31:2	<b>Batch Buffer Address Difference</b>	
		Format:	GraphicsAddress[31:2]
This field specifies the DWord-aligned difference between the starting address of the batch buffer and where the last initiated Batch Buffer is currently fetching commands.			
	1:0	<b>Reserved</b>	
		Format:	MBZ

## Batch Buffer Head Pointer Preemption Register

<b>BB_PREAMPT_ADDR - Batch Buffer Head Pointer Preemption Register</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	02148h-0214Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREAMPT_ADDR_RCSUNIT
Address:	12148h-1214Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREAMPT_ADDR_VCSUNIT0
Address:	1A148h-1A14Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREAMPT_ADDR_VECSUNIT
Address:	1C148h-1C14Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREAMPT_ADDR_VCSUNIT1
Address:	22148h-2214Bh
Name:	Batch Buffer Head Pointer Preemption Register
ShortName:	BB_PREAMPT_ADDR_BCSUNIT
<b>Description</b>	
<p>This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE command in the batch buffer on which preemption has occurred.</p> <p>This register gets updated with the DWord-aligned graphics memory address of the command following the MI_BATCH_START corresponding to the second level batch buffer, when the preemption has occurred in the second level batch buffer.</p> <p>This register value should be looked at only when the preemption has occurred in the batch buffer. This is indicated by "Ring/Batch Indicator" in "RING_BUFFER_HEAD_PREAMPT_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer. Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in ExecList mode of scheduling. Note that this register is only for debug mode in ExecList mode of scheduling.</p> <p>This is a global register and context save/restored as part of power context image.</p>	

## BB\_PREEMPT\_ADDR - Batch Buffer Head Pointer Preemption Register

Preemptable Commands	Source
MI_ARB_CHECK	RenderCS
3D_PRIMITIVE	
GPGPU_WALKER	
MEDIA_STATE_FLUSH	
PIPE_CONTROL (Only in GPGPU mode of pipeline selection)	
MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)	
MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)	

### Programming Notes

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description		
0	31:2	<b>Batch Buffer Head Pointer</b> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred.</p>	Format:	GraphicsAddress[31:2]
Format:	GraphicsAddress[31:2]			
1:0	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

## Batch Buffer Head Pointer Register

BB_ADDR - Batch Buffer Head Pointer Register			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000000		
Access:	RO		
Size (in bits):	32		
Address:	02140h-02143h		
Name:	Batch Buffer Head Pointer Register		
ShortName:	BB_ADDR_RCSUNIT		
Address:	12140h-12143h		
Name:	Batch Buffer Head Pointer Register		
ShortName:	BB_ADDR_VCSUNIT0		
Address:	1A140h-1A143h		
Name:	Batch Buffer Head Pointer Register		
ShortName:	BB_ADDR_VECSUNIT		
Address:	1C140h-1C143h		
Name:	Batch Buffer Head Pointer Register		
ShortName:	BB_ADDR_VCSUNIT1		
Address:	22140h-22143h		
Name:	Batch Buffer Head Pointer Register		
ShortName:	BB_ADDR_BCSUNIT		
This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.			
<b>Programming Notes</b>			
<b>Programming Restriction:</b> This register should NEVER be programmed by driver. This is for HW internal use only.			
DWord	Bit	Description	
0	31:2	<b>Batch Buffer Head Pointer</b>	
		Project:	CHV, BSW
	1	Format:	GraphicsAddress[31:2]
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will be meaningless.	
		Reserved	MBZ
Format:		MBZ	

## BB\_ADDR - Batch Buffer Head Pointer Register

	0	<b>Valid</b>
Format:		U1
Value	Name	Description
0h	Invalid <b>[Default]</b>	Batch buffer Invalid
1h	Valid	Batch buffer Valid

## Batch Buffer Per Context Pointer

<b>BB_PER_CTX_PTR - Batch Buffer Per Context Pointer</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Trusted Type:	1
Address:	021C0h-021C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_RCSUNIT
Address:	121C0h-121C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT0
Address:	1A1C0h-1A1C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VECSUNIT
Address:	1C1C0h-1C1C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_VCSUNIT1
Address:	221C0h-221C3h
Name:	Batch Buffer Per Context Pointer
ShortName:	BB_PER_CTX_PTR_BCSUNIT
This register is used to program the batch buffer address to be executed between context restore and execution of ring/execution list if enabled. This will only get executed due to regular context save/restore and not during power restore. This register is part of the execution list context and will be executed per context. Only supported if execution list is enabled. There is no preempting workloads within the Per Context Batch Buffer.	
<b>Source</b>	
BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	
RenderCS	
RenderCS	
RenderCS	

## BB\_PER\_CTX\_PTR - Batch Buffer Per Context Pointer

### Workaround

Workaround: [Render CS Only][Execlist Mode of Scheduling]: SW must ensure arbitration is switched off while context restore is in progress for any given context. This is achieved by disabling arbitration by programming MI\_ARB\_ON\_OFF to "Arbitration Disable" in RCS\_INDIRECT\_CTX buffer and by enabling back the arbitration by programming MI\_ARB\_ON\_OFF to "Arbitration Enable" as the last command prior to MI\_BATCH\_END in the BB\_PER\_CTX\_PTR buffer of every context submitted. Note that RCS\_INDIRECT\_CTX\_OFFSET could be set to default value or any other legitimate value as per the programming notes of the register definition. Arbitration disable by programming MI\_ARB\_ON\_OFF (Arbitration Disabled) in RCS\_INDIRECT\_CTX buffer. Arbitration enabled by programming MI\_ARB\_ON\_OFF (Arbitration Enabled) as the last command prior to MI\_BATCH\_BUFFER\_END in BB\_PER\_CTX\_PTR buffer. Additional Note: This WA need not be applied when it is guaranteed for no preemption to occur during execution of GPGPU workload. Preemption of GPGPU workload can be avoided by Bracketing the GPGPU workload with MI\_ARB\_ON\_OFF (Arbitration Disable) and MI\_ARB\_ON\_OFF (Arbitration Enable) command. MI\_ARB\_ON\_OFF is a privileged command and can only be programmed in ring buffer or in privileged batch buffer (batch buffer in GGTT memory). Pending execlist submitted must not trigger preemption of the ongoing GPGPU workload due to following reasons First context of the pending execlist submitted is not the same as the ongoing GPGPU context. Force restore bit set for the submitted pending execlist.

### Workaround:

To work around a known HW issue, SW must do the below Programming Sequence prior to programming MI\_BATCH\_BUFFER\_END command in BB\_PER\_CTX\_PTR. SW must ensure both MI\_LOAD\_REGISTER\_REG and MI\_BATCH\_BUFFER\_END commands mentioned in the below sequence are placed in the same cacheline of memory.

1. MI\_LOAD\_REGISTER\_IMM: 0x00800000 à 0x20C0
2. MI\_ATOMIC
  - a. Set "CS STALL" (Dword0[17])
  - b. "Return Data Control" enabled (Dword0[16])
  - c. "ATOMIC OPCODE" set to LOAD operation (Dword0[15:8]= 0x4)
  - d. "Memory Address" set to scratch space in GFX memory.
  - e. "Operand1 Data Dword 0" must be programmed to 0x0080\_0080
3. MI\_LOAD\_REGISTER\_MEM
  - a. Set "Async Mode Enable" (Dword0[ 21])
  - b. "Memory Address" set to same as in MI\_ATOMIC command above.
  - c. "Register Address" set to 0x20C0
4. MI\_LOAD\_REGISTER\_REG: 0x215C à 0x215C
5. MI\_BATCH\_BUFFER\_END // Note that there shouldn't be any commands programmed between step4 & step5 and also these commands must be placed in the same cacheline of memory.

### Additional Note:

## BB\_PER\_CTX\_PTR - Batch Buffer Per Context Pointer

This workaround need not be applied when Resource Streamer (RS) is not enabled or when a Resource Streamer enabled context is guaranteed not to be preempted.

- Preemption of RS enabled workload can be avoided by
- Bracketing the RS enabled workload with MI\_ARB\_ON\_OFF (Arbitration Disable) and MI\_ARB\_ON\_OFF (Arbitration Enable) command. MI\_ARB\_ON\_OFF is a privileged command and can only be programmed in ring buffer or in privileged batch buffer (batch buffer in GTT memory).
- Pending execlist submitted must not trigger preemption of the ongoing RS enabled workload due to following reasons
- First context of the pending execlist submitted is not the same as the ongoing RS enabled context.
- Force restore bit set for the submitted pending execlist.

DWord	Bit	Description
0	31:12	<b>Batch Buffer Per Context Address</b> Format: <input type="text"/> U20 Pointer to the Context in memory to be executed as a batch.
	11:2	<b>Reserved</b> Format: <input type="text"/> MBZ
	1	<b>RS Enabled Batch Buffer Per Context</b> Format: <input type="text"/> U1 If set, the command stream will enable the RS to parse commands. <b>Programming Notes</b> This must be set when programming the resource streamer pool commands (3DSTATE_BINDING_TABLE_POOL_ALLOC, 3DSTATE_GATHER_POOL_ALLOC, and 3DSTATE_DX9_CONSTANT_BUFFER_POOL_ALLOC) in order for the pool alloc fields to be valid in both the render engine and resource streamer.
	0	<b>Batch Buffer Per Context Valid</b> Format: <input type="text"/> U1 If set, the command stream will execute the context from the <b>Batch Buffer Per Context Address</b> prior to the execution of actual submitted workloads.

## Batch Buffer Start Head Pointer Register

BB_START_ADDR - Batch Buffer Start Head Pointer Register						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	RenderCS					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	02150h					
Name:	Batch Buffer Start Head Pointer Register					
ShortName:	BB_START_ADDR_VCSUNIT0					
Address:	1A150h-1A153h					
Name:	Batch Buffer Start Head Pointer Register					
ShortName:	BB_START_ADDR_VECSUNIT					
Address:	1C150h-1C153h					
Name:	Batch Buffer Start Head Pointer Register					
ShortName:	BB_START_ADDR_VCSUNIT1					
Address:	22150h-22153h					
Name:	Batch Buffer Start Head Pointer Register					
ShortName:	BB_START_ADDR_BCSUNIT					
This register contains the address specified in the last MI_START_BATCH_BUFFER command.						
<b>Programming Notes</b>						
<b>Programming Restriction:</b> This register should NEVER be programmed by driver, this is for HW internal use only.						
DWord	Bit	Description				
0	31:2	<b>Batch Buffer Start Head Pointer</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">GraphicsAddress[31:2]</td></tr> <tr> <td colspan="2" style="padding: 2px;">This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer starting address.</td></tr> </table>	Format:	GraphicsAddress[31:2]	This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer starting address.	
	Format:	GraphicsAddress[31:2]				
This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer starting address.						
1	<b>Preempted Batch Buffer RS Control Stop Flag</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Flag</td></tr> <tr> <td colspan="2" style="padding: 2px;">This field specifies RS Control Stop Flag when a batch buffer is preempted. This is for HW internal use and should not be written by SW. This bit gets reset when RS_PREEMPTED field of RS_PREEMPT_STATUS is written Zero.</td></tr> </table>	Format:	Flag	This field specifies RS Control Stop Flag when a batch buffer is preempted. This is for HW internal use and should not be written by SW. This bit gets reset when RS_PREEMPTED field of RS_PREEMPT_STATUS is written Zero.		
Format:	Flag					
This field specifies RS Control Stop Flag when a batch buffer is preempted. This is for HW internal use and should not be written by SW. This bit gets reset when RS_PREEMPTED field of RS_PREEMPT_STATUS is written Zero.						

## BB\_START\_ADDR - Batch Buffer Start Head Pointer Register

		<p>This bit is set by:</p> <ul style="list-style-type: none"> <li>• Ctx restore of this bit</li> <li>• MI_RS_CONTROL_STOP (except for the ctx restore command)</li> </ul> <p>This bit is cleared by:</p> <ul style="list-style-type: none"> <li>• MI_RS_CONTROL_START</li> <li>• Any Batch start except resubmitted RS batch</li> <li>• A batch end that doesn't include preemption</li> <li>• Ctx save</li> </ul> <p>Writing 0 to bit[0] of the RS STATUS register</p>		
0	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			

## Batch Buffer Start Head Pointer Register for Upper DWord

### BB\_START\_ADDR\_UDW - Batch Buffer Start Head Pointer Register for Upper DWord

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: RenderCS

Default Value: 0x00000000

Access: R/W

Size (in bits): 32

Address: 02170h

Address: 12170h-12173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT0

Address: 1A170h-1A173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VECSUNIT

Address: 1C170h-1C173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT1

Address: 22170h-22173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_BCSUNIT

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space specified in the last MI\_START\_BATCH\_BUFFER command.

#### Programming Notes

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Format: MBZ
	15:0	<b>Batch Buffer Start Head Pointer Upper DWORD</b>
		Format: GraphicsAddress[47:32]
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space for the last initiated Batch Buffer starting address.

## Batch Buffer State Register

BB_STATE - Batch Buffer State Register	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000 CHV, BSW
Access:	RO
Size (in bits):	32
Address:	02110h-02113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_RCSUNIT
Address:	12110h-12113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VCSUNIT0
Address:	1A110h-1A113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VECSUNIT
Address:	1C110h-1C113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_VCSUNIT1
Address:	22110h-22113h
Name:	Batch Buffer State Register
ShortName:	BB_STATE_BCSUNIT
This register contains the attributes of the current batch buffer initiated from the Ring Buffer.	
This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer. This register is saved and restored with context.	

DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Project:	All
		Format:	MBZ
	7	<b>Reserved</b>	
		Project:	All
		Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
		Format:	MBZ

## **BB\_STATE - Batch Buffer State Register**

	7	<b>Resource Streamer Enable</b>								
		Project: CHV, BSW								
		Source: RenderCS								
	6	Format: U1								
	When this bit is set, the Resource Streamer will execute the batch buffer. When this bit is clear the Resource Streamer will not execute the batch buffer.									
	6	<b>Reserved</b>								
	6	<b>2nd Level Buffer Security Indicator</b>								
		Project: CHV, BSW								
		Source: VideoCS, VideoCS2								
		Exists If: //VCS, VCS2								
		If set, VCS is fetching 2nd level batch commands from a PPGTT address space. If clear, GGTT. If execlists are enabled and this is set, the batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT. Note: When execlists are enabled this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>MIBUFFER_SECURE <b>[Default]</b></td><td>Located in GGTT memory</td></tr> <tr> <td>1h</td><td>MIBUFFER_NONSECURE</td><td>Located in PPGTT memory</td></tr> </tbody> </table>	Value	Name	Description	0h	MIBUFFER_SECURE <b>[Default]</b>	Located in GGTT memory	1h	MIBUFFER_NONSECURE
Value	Name	Description								
0h	MIBUFFER_SECURE <b>[Default]</b>	Located in GGTT memory								
1h	MIBUFFER_NONSECURE	Located in PPGTT memory								
6	<b>2nd Level Buffer Security Indicator</b>									
	Project: CHV, BSW									
	Source: BlitterCS, VideoEnhancementCS									
	Exists If: //BCS, VECS									
	Format: MI_2ndBufferSecurityType									
	If set, VECS is fetching 2nd level batch commands from a PPGTT address space. If clear, GGTT. If execlists are enabled and this is set, the batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT.									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>MIBUFFER_SECURE <b>[Default]</b></td><td>Located in GGTT memory</td></tr> <tr> <td>1h</td><td>MIBUFFER_NONSECURE</td><td>Located in PPGTT memory</td></tr> </tbody> </table>	Value	Name	Description	0h	MIBUFFER_SECURE <b>[Default]</b>	Located in GGTT memory	1h	MIBUFFER_NONSECURE	Located in PPGTT memory
Value	Name	Description								
0h	MIBUFFER_SECURE <b>[Default]</b>	Located in GGTT memory								
1h	MIBUFFER_NONSECURE	Located in PPGTT memory								
<b>Programming Notes</b>										
When execlists are enabled, this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.										

## BB\_STATE - Batch Buffer State Register

	5	<b>Address Space Indicator</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW										
<p>Note: This field reflects the effective address space indicator security level and may not be the same as the Address Space Indicator written using MI_BATCH_BUFFER_START.</p>											
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>GGTT [Default]</td><td>This Batch buffer is located in GGTT memory and is privileged</td></tr> <tr> <td>1h</td><td>PPGTT</td><td>This Batch buffer is located in PPGTT memory and is non-privileged.</td></tr> </tbody> </table>	Value	Name	Description	0h	GGTT [Default]	This Batch buffer is located in GGTT memory and is privileged	1h	PPGTT	This Batch buffer is located in PPGTT memory and is non-privileged.
Value	Name	Description									
0h	GGTT [Default]	This Batch buffer is located in GGTT memory and is privileged									
1h	PPGTT	This Batch buffer is located in PPGTT memory and is non-privileged.									
	4	<b>Reserved</b>									
	4	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Source:</td><td>BlitterCS</td></tr> <tr> <td>Exists If:</td><td>//BCS</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Source:	BlitterCS	Exists If:	//BCS	Format:	MBZ	
Project:	All										
Source:	BlitterCS										
Exists If:	//BCS										
Format:	MBZ										
	3:0	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ					
Project:	All										
Format:	MBZ										

## Batch Buffer Upper Head Pointer Preemption Register

### BB\_PREAMPT\_ADDR\_UDW - Batch Buffer Upper Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000000

Access: R/W

Size (in bits): 32

Address: 0216Ch-0216Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREAMPT\_ADDR\_UDW\_RCSUNIT

Address: 1216Ch-1216Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREAMPT\_ADDR\_UDW\_VCSUNIT0

Address: 1A16Ch-1A16Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREAMPT\_ADDR\_UDW\_VECSUNIT

Address: 1C16Ch-1C16Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREAMPT\_ADDR\_UDW\_VCSUNIT1

Address: 2216Ch-2216Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREAMPT\_ADDR\_UDW\_BCSUNIT

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted batch buffer. This register follows the same rules as the BB\_PREAMPT\_ADDR register.

#### Programming Notes

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
15:0	<b>Batch Buffer Head Pointer Upper DWORD</b> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> </table> <p>This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted batch buffer.</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## Batch Buffer Upper Head Pointer Register

BB_ADDR_UDW - Batch Buffer Upper Head Pointer Register			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000000		
Access:	RO		
Size (in bits):	32		
Address:	02168h-0216Bh		
Name:	Batch Buffer Upper Head Pointer Register		
ShortName:	BB_ADDR_UDW_RCSUNIT		
Address:	12168h-1216Bh		
Name:	Batch Buffer Upper Head Pointer Register		
ShortName:	BB_ADDR_UDW_VCSUNIT0		
Address:	1A168h-1A16Bh		
Name:	Batch Buffer Upper Head Pointer Register		
ShortName:	BB_ADDR_UDW_VECSUNIT		
Address:	1C168h-1C16Bh		
Name:	Batch Buffer Upper Head Pointer Register		
ShortName:	BB_ADDR_UDW_VCSUNIT1		
Address:	22168h-2216Bh		
Name:	Batch Buffer Upper Head Pointer Register		
ShortName:	BB_ADDR_UDW_BCSUNIT		
This register contains the current Upper DWord of Graphics Memory Address of the last-initiated batch buffer.			
<b>Programming Restriction:</b>			
This register should NEVER be programmed by driver. This is for HW internal use only.			
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	Format: MBZ
	15:0	<b>Batch Buffer Head Pointer Upper DWORD</b>	Format: GraphicsAddress[47:32]

## Batch Offset Register

BB_OFFSET - Batch Offset Register					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	PRM				
Default Value:	0x00000001				
Access:	R/W				
Size (in bits):	32				
Address:	02158h-0215Bh				
Name:	Batch Offset Register				
ShortName:	BB_OFFSET_RCSUNIT				
Address:	12158h-1215Bh				
Name:	Batch Offset Register				
ShortName:	BB_OFFSET_VCSUNIT0				
Address:	1A158h-1A15Bh				
Name:	Batch Offset Register				
ShortName:	BB_OFFSET_VECSUNIT				
Address:	1C158h-1C15Bh				
Name:	Batch Offset Register				
ShortName:	BB_OFFSET_VCSUNIT1				
Address:	22158h-2215Bh				
Name:	Batch Offset Register				
ShortName:	BB_OFFSET_BCSUNIT				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Description</th> <th style="text-align: center; background-color: #e0e0ff;">Source</th> </tr> </thead> <tbody> <tr> <td>This register contains the offset value to be added to the Batch Buffer Start Address in the MI_BATCH_BUFFER_START command when the Enable Offset bit in MI_BATCH_BUFFER_START command is set.</td> <td></td> </tr> </tbody> </table>		Description	Source	This register contains the offset value to be added to the Batch Buffer Start Address in the MI_BATCH_BUFFER_START command when the Enable Offset bit in MI_BATCH_BUFFER_START command is set.	
Description	Source				
This register contains the offset value to be added to the Batch Buffer Start Address in the MI_BATCH_BUFFER_START command when the Enable Offset bit in MI_BATCH_BUFFER_START command is set.					
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Preemptable Commands</th> <th style="text-align: center; background-color: #e0e0ff;"></th> </tr> </thead> <tbody> <tr> <td> <ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• 3D_PRIMITIVE</li> <li>• GPGPU_WALKER</li> <li>• MEDIA_STATE_FLUSH</li> <li>• PIPE_CONTROL (Only in GPGPU mode of pipeline selection)</li> <li>• MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)</li> <li>• MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)</li> </ul> </td> <td style="text-align: center;">RenderCS</td> </tr> </tbody> </table>		Preemptable Commands		<ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• 3D_PRIMITIVE</li> <li>• GPGPU_WALKER</li> <li>• MEDIA_STATE_FLUSH</li> <li>• PIPE_CONTROL (Only in GPGPU mode of pipeline selection)</li> <li>• MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)</li> <li>• MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)</li> </ul>	RenderCS
Preemptable Commands					
<ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• 3D_PRIMITIVE</li> <li>• GPGPU_WALKER</li> <li>• MEDIA_STATE_FLUSH</li> <li>• PIPE_CONTROL (Only in GPGPU mode of pipeline selection)</li> <li>• MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)</li> <li>• MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)</li> </ul>	RenderCS				

## BB\_OFFSET - Batch Offset Register

### Programming Notes

On preemption occurring within a primary/chain batch buffer this register is loaded with the offset value of the preempted command header from the batch start address when the Enable Load is set. Preemption of 3D or GP\_GPU workloads can only occur on preemptable commands. Batch buffer offset always points to the preemptable command if preempted on preemption or the immediate command following it if not preempted on preemption. Note that this register is only for debug mode in ExecList mode of scheduling. EX: Preemption occurs on 3D\_PRIMITIVE command

- If the 3D\_PRIMITIVE command is completely processed by render pipe then the BB\_OFFSET points to the command following 3D\_PRIMITIVE
- If the 3D\_PRIMITIVE command is not completely processed by render pipe then the BB\_OFFSET points to the 3D\_PRIMITIVE command.

DWord	Bit	Description					
0	31:2	<b>Batch Buffer Offset</b> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> <tr> <td colspan="2">This field specifies the DWord-aligned offset between the starting address of the batch buffer and where the last initiated Batch Buffer is currently fetching commands.</td> </tr> </table>	Format:	GraphicsAddress[31:2]	This field specifies the DWord-aligned offset between the starting address of the batch buffer and where the last initiated Batch Buffer is currently fetching commands.		
Format:	GraphicsAddress[31:2]						
This field specifies the DWord-aligned offset between the starting address of the batch buffer and where the last initiated Batch Buffer is currently fetching commands.							
1	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
0	<b>Enable Load</b> <table border="1"> <tr> <td>Default Value:</td> <td>1</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <table border="1"> <tr> <th>Description</th> </tr> <tr> <td>If this bit is set then the Batch Buffer Offset is loaded with the preempted command offset or the following command whenever a batch buffer is ended due to a Preemptable command.</td> </tr> </table>	Default Value:	1	Format:	Enable	Description	If this bit is set then the Batch Buffer Offset is loaded with the preempted command offset or the following command whenever a batch buffer is ended due to a Preemptable command.
Default Value:	1						
Format:	Enable						
Description							
If this bit is set then the Batch Buffer Offset is loaded with the preempted command offset or the following command whenever a batch buffer is ended due to a Preemptable command.							

## BCS\_PREEMPTION\_HINT

### BCS\_PREEMPTION\_HINT - BCS\_PREEMPTION\_HINT

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: BlitterCS

Default Value: 0x00000000

Access: R/W

Size (in bits): 32

Address: 224BCh

This register contains the Head pointer offset in to the Ring Buffer or the Dword aligned Graphics address in to the Batch Buffer corresponding to either MI\_ARB\_CHECK called Preemption Hint Address. When Preemption Hint Address is enabled, BCS will honor UHPTTR only on parsing MI\_ARB\_CHK at Preemption Hint Address.

This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation

- MI\_ARB\_CHECK
- MI\_WAIT\_FOR\_EVENT
- MI\_SEMAPHORE\_WAIT

#### Programming Notes

**Programming Restriction:** This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTTR being sampled by a given MI\_ARB\_CHECK in command stream. Programmer has to ensure that BCS Preemption Hint register gets programmed before UHPTTR is programmed and well before BCS crosses the corresponding execution point. Preemption hint for both RingBuffer and Batch Buffer can't be enabled simultaneously.

DWord	Bit	Description											
0	31:2	<p><b>Preempted Hint Address</b></p> <table border="1"> <tr> <td>Format:</td><td>U30</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[31:2]</td></tr> </table> <p>This field contains the Head offset in to the Ring Buffer when Preemption Hint is set to Ring Buffer and Dword aligned Graphics Address in to the batch buffer when Preemption Hint is set to Batch Buffer.</p>	Format:	U30	Format:	GraphicsAddress[31:2]							
Format:	U30												
Format:	GraphicsAddress[31:2]												
	1	<p><b>Batch Buffer Preemption Hint</b></p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disabled</td><td>Preemption hint is disabled in batch buffer.</td></tr> <tr> <td>1h</td><td>Enabled</td><td>Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.</td></tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disabled	Preemption hint is disabled in batch buffer.	1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.
Format:	Enable												
Value	Name	Description											
0h	Disabled	Preemption hint is disabled in batch buffer.											
1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.											

**BCS\_PREEMPTION\_HINT - BCS\_PREEMPTION\_HINT**

	0	<b>Ring Preemption Hint</b>		
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table>	Format:	Enable
Format:	Enable			
Value	Name	Description		
0h	Disable	Preemption hint is disabled in ring buffer.		
1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.		

## BCS\_PREEMPTION\_HINT\_UDW

<b>BCS_PREEMPTION_HINT_UDW - BCS_PREEMPTION_HINT_UDW</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	BlitterCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	224C8h			
This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to MI_ARB_CHECK command called Preemption Hint Address.				
<b>Programming Notes</b>				
<b>Programming Restriction:</b> This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHK in command stream.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
15:0	<b>Preempted Hint Address Upper DWORD</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">GraphicsAddress[47:32]</td></tr> </table> <p>This field contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the batch buffer when Preemption Hint is set to Batch Buffer. This field is not valid when Preemption Hint is set to Ring Buffer.</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## BCS Active Upper Head Pointer Register

<b>BCS_ACTHD_UDW - BCS Active Upper Head Pointer Register</b>					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000 Access: RO Size (in bits): 32					
Address: 2205Ch					
This register contains the Head "Pointer" (4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space) of the currently-active batch buffer.					
DWord	Bit	Description			
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ				
15:0	<b>Head Pointer Upper DWORD</b> <table border="1"> <tr> <td>Default Value:</td><td>0h</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[47:32]</td></tr> </table> <p>4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space corresponding to the Head Pointer of the currently-active batch buffer.</p>	Default Value:	0h	Format:	GraphicsAddress[47:32]
Default Value:	0h				
Format:	GraphicsAddress[47:32]				

## BCS Context ID Preemption Hint

<b>BCS_CTXID_PREEMPTION_HINT - BCS Context ID Preemption Hint</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	BlitterCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	224CCh			
This register contains the Context ID of a context in execlist mode of operation. In execlist mode of operation BCS_PREEMPTION_HINT registers are looked at by Blitter Command Streamer on executing a context having Context ID that matches with the contents of this register. This register contents are valid and looked at only in execlist mode of operation.				
<b>Programming Notes</b>				
This register should NEVER be programmed in functional mode, this must be used only in validation mode to achieve deterministic preemption behavior in execlist mode of operation.				
DWord	Bit	Description		
0	31:0	<p><b>Context ID Preemption Hint</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U32</td></tr> </table> <p>If 0 this field has no effect. If nonzero it indicates the only context ID that can be preempted when execlists are enabled. A preemption attempt when the context ID of the currently executing ring context does not match this field will be ignored.</p>	Format:	U32
Format:	U32			

## BCS Context Sizes

BCS_CXT_SIZE - BCS Context Sizes												
DWord	Bit	Description										
0	31:13	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ						
Project:	All											
Format:	MBZ											
	12:8	<b>BCS Context Size</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U5</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>Ah</td><td>[Default]</td><td>CHV, BSW</td></tr> </tbody> </table>	Project:	All	Format:	U5	Value	Name	Project	Ah	[Default]	CHV, BSW
Project:	All											
Format:	U5											
Value	Name	Project										
Ah	[Default]	CHV, BSW										
	7:5	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ						
Project:	All											
Format:	MBZ											
	4:0	<b>Exclist Context Size</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U5</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>5h</td><td>[Default]</td><td>CHV, BSW</td></tr> </tbody> </table>	Project:	CHV, BSW	Format:	U5	Value	Name	Project	5h	[Default]	CHV, BSW
Project:	CHV, BSW											
Format:	U5											
Value	Name	Project										
5h	[Default]	CHV, BSW										

## BCS Context Timestamp Count

BCS_CTX_TIMESTAMP - BCS Context Timestamp Count						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 223A8h						
<p>This register provides a mechanism to obtain cumulative run time of a GPU context on HW. This register gets context save/restored on a context switch. SW must reset this register on very first submission of a context to HW, then afterwards gets context save/restored maintaining the cumulative run time of the corresponding context. Note that the value of this register can be obtained in a 3D pipeline-synchronous fashion without a pipeline flush by using the PIPE_CONTROL command. See 3D Geometry Pipeline in the "3D and Media" volume. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register gets reset on an engine reset.</p> <p>This register is context save restore on a context switch.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Timestamp Value</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This register increments for every 80 ns of time.</td></tr> </table>	Format:	U32	This register increments for every 80 ns of time.	
Format:	U32					
This register increments for every 80 ns of time.						

## BCS Counter for the Blitter Engine

BCS_CNTR - BCS Counter for the Blitter Engine				
DWord	Bit	Description		
0	31:0	<p><b>Count Value</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>ffffffffffh</td> </tr> </table> <p>Writing a Zero value to this register starts the counting. Writing a Value of FFFF FFFF to this counter stops the counter.</p>	Default Value:	ffffffffffh
Default Value:	ffffffffffh			

## BCS Error Identity Register

BCS_EIR - BCS Error Identity Register															
DWord	Bit	Description													
0	31:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ									
Project:	All														
Format:	MBZ														
	15:0	<p><b>Error Identity Bits</b></p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Array of Error condition bits See Table 1.5. Hardware-Detected Error Bits</td> </tr> </table> <p>This register contains the persistent values of ESR error status bits that are unmasked via the EMR register. The logical OR of all (defined) bits in this register is reported in the Master Error bit of the Interrupt Status Register. To clear an error condition, software must first clear the error by writing a '1' to the appropriate bit(s) in this field. If required, software should then proceed to clear the Master Error bit of the IIR.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td><b>[Default]</b></td> <td></td> </tr> <tr> <td>1h</td> <td>Error occurred</td> <td>Error occurred</td> </tr> </tbody> </table>	Project:	All	Format:	Array of Error condition bits See Table 1.5. Hardware-Detected Error Bits	Value	Name	Description	0h	<b>[Default]</b>		1h	Error occurred	Error occurred
Project:	All														
Format:	Array of Error condition bits See Table 1.5. Hardware-Detected Error Bits														
Value	Name	Description													
0h	<b>[Default]</b>														
1h	Error occurred	Error occurred													
		<p><b>Programming Notes</b></p> <p>Writing a '1' to a set bit will cause that error condition to be cleared. However, the Instruction Error bit (Bit 0) cannot be cleared except by reset (i.e., it is a fatal error).</p>													

## BCS Error Mask Register

BCS_EMR - BCS Error Mask Register										
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0xFFFFFFFF CHV, BSW Access: R/W Size (in bits): 32										
Address: 220B4h										
The EMR register is used by software to control which Error Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts.										
Undefined or reserved bits in the Hardware Detected Error Bit Table will always return a read value of '1'										
DWord	Bit	Description								
0	31:16	<b>Reserved</b>								
		Default Value: FFFFh Project: CHV, BSW Format: Must Be One								
	15:0	<b>Error Mask Bits</b>								
		Project: All Format: Array of error condition mask bits See Table 1-5. Hardware-Detected Error Bits								
	This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR.									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0000h</td><td>Not Masked</td><td>Will be reported in the EIR</td></tr> <tr> <td>FFFFh</td><td>Masked [Default]</td><td>Will not be reported in the EIR</td></tr> </tbody> </table>		Value	Name	Description	0000h	Not Masked	Will be reported in the EIR	FFFFh	Masked [Default]
Value	Name	Description								
0000h	Not Masked	Will be reported in the EIR								
FFFFh	Masked [Default]	Will not be reported in the EIR								

## BCS Error Status Register

BCS_ESR - BCS Error Status Register															
DWord	Bit	Description													
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ									
Project:	All														
Format:	MBZ														
	15:0	<b>Error Status Bits</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>Array of error condition bits See Table 1 5. Hardware-Detected Error Bits</td></tr> </table> <p>This register contains the non-persistent values of all hardware-detected error condition bits.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td></td></tr> <tr> <td>1h</td><td>Error Condition Detected</td><td>Error Condition detected</td></tr> </tbody> </table>	Project:	All	Format:	Array of error condition bits See Table 1 5. Hardware-Detected Error Bits	Value	Name	Description	0h	[Default]		1h	Error Condition Detected	Error Condition detected
Project:	All														
Format:	Array of error condition bits See Table 1 5. Hardware-Detected Error Bits														
Value	Name	Description													
0h	[Default]														
1h	Error Condition Detected	Error Condition detected													

## BCS Execute Condition Code Register

BCS_EXCC - BCS Execute Condition Code Register				
DWord	Bit	Description		
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>These bits serve as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.</p>	Format:	Mask[15:0]
Format:	Mask[15:0]			
	15	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	14	<p><b>Context Wait for V-blank on Pipe-C</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> </table> <p>This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe C Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.</p>	Project:	CHV, BSW
Project:	CHV, BSW			
	13	<p><b>Context Wait for V-blank on Pipe-B</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> </table> <p>This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe B Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.</p>	Project:	CHV, BSW
Project:	CHV, BSW			
	12	<p><b>Context Wait for V-blank on Pipe-A</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> </table> <p>This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe A Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.</p>	Project:	CHV, BSW
Project:	CHV, BSW			

## BCS\_EXCC - BCS Execute Condition Code Register

	11:5	<b>Reserved</b>	
		Format:	MBZ
	4:0	<b>Reserved</b>	
		Project:	CHV, BSW
		Format:	MBZ

## BCS General Purpose Register

BCS_GPR - BCS General Purpose Register		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BlitterCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	22600h-2267Fh	
This is a general purpose register bank of sixteen 64-bit registers, used as temporary storage by the MI_MATH command to do ALU operations.		
Programming Notes		
Any operation that initiates a read to register 0x2266C will return the value of 0x2260c register. This does not include context save or MI_MATH command operation.		
DWord	Bit	Description
0	63:0	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>

## BCS Hardware Status Mask Register

BCS_HWSTAM - BCS Hardware Status Mask Register								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	BlitterCS							
Default Value:	0xFFFFFFFF							
Access:	R/W							
Size (in bits):	32							
Trusted Type:	1							
Address:	22098h							
Access: RO for Reserved Control bits								
The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask" bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write" (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.								
<b>Programming Notes</b>								
To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled). At most 1 bit can be unmasked at any given time.								
DWord	Bit	Description						
0	31:0	<p><b>Hardware Status Mask Register</b></p> <table border="1"> <tr> <td>Default Value:</td><td>FFFFFFFh</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>Array of Masks</td></tr> </table> <p>refer to Table 5-1 in Interrupt Control Register section for bit definitions</p>	Default Value:	FFFFFFFh	Project:	All	Format:	Array of Masks
Default Value:	FFFFFFFh							
Project:	All							
Format:	Array of Masks							

## BCS IDLE Max Count

BCS_PWRCTX_MAXCNT - BCS IDLE Max Count												
DWord	Bit	Description										
0	31:20	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ						
Project:	All											
Format:	MBZ											
	19:0	<b>Blitter IDLE Wait Time</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>Max Count</td></tr> </table> <p>Specifies how long the command stream should wait before ensuring the pipe is IDLE and to let power management hardware know</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>00040h</td><td>[Default]</td><td>0x00040 * 0.64us ~ 41us wait time</td></tr> </tbody> </table>	Project:	All	Format:	Max Count	Value	Name	Description	00040h	[Default]	0x00040 * 0.64us ~ 41us wait time
Project:	All											
Format:	Max Count											
Value	Name	Description										
00040h	[Default]	0x00040 * 0.64us ~ 41us wait time										
		<p style="text-align: center;"><b>Programming Notes</b></p> <ul style="list-style-type: none"> <li>• This is only useable if bit 0 of the PC_PSMI_CTRL is clear.</li> <li>• The value in this field must be greater than 1.</li> </ul>										

## BCS Idle Switch Delay

BCS_IDLEDLY - BCS Idle Switch Delay						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 2223Ch						
<p>The IDLEDLY register contains an Idle Delay field which specifies the minimum number of microseconds allowed for command streamer to wait before a context is switched out leading to IDLE state in Execlist mode, i.e following this context switch there is no active element available in HW to execute.</p> <p>A default value of 0, means that by default, there is no restriction to wait on a context switch leading to IDLE. This register has no significance when execlists are not enabled.</p>						
DWord	Bit	Description				
0	31:21	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
20:0	<b>IDLE Delay</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U21</td></tr> </table> <p>Minimum number of micro-seconds allowed</p>	Project:	All	Format:	U21	
Project:	All					
Format:	U21					

## BCS Instruction Parser Mode Register

BCS_INSTPM - BCS Instruction Parser Mode Register					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1					
Address: 220C0h					
Desc					
DWord	Bit	Description			
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]	
Format:	Mask[15:0]				
15:11	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ
Project:	All				
Format:	MBZ				
10	<b>Implied Atomic Fences To Write Fences</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>If set, all implied atomic fences generated by HW during various operations (Flushes, Context Switch) are converted to regular write fences. Setting this bit will affect data ordering functionality and must be only used in debug mode. When reset HW behaves as expected.</p>	Project:	CHV, BSW	Format:	U1
Project:	CHV, BSW				
Format:	U1				
	<b>Programming Notes</b>				
	This bit is not context save and restored. SW must set this bit through the Workaround Batch buffer in order to retain through standby and set this bit on each context submission.				
9	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW				
Format:	MBZ				
8:7	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ
Project:	All				
Format:	MBZ				
6:5	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW				
Format:	MBZ				

## BCS\_INSTPM - BCS Instruction Parser Mode Register

4:0			<b>Reserved</b>	
			Project:	All
			Format:	MBZ

## BCS Interrupt Mask Register

BCS_IMR - BCS Interrupt Mask Register																		
DWord	Bit	Description																
0	31:0	<p><b>Interrupt Mask Bits</b></p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>Array of interrupt mask bits Refer to Table 5-1 in Interrupt Control Register section for bit definitions</td></tr> </table> <p>This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>FFFF FFFFh</td><td>[Default]</td><td></td></tr> <tr> <td>0h</td><td>Not Masked</td><td>Will be reported in the IIR</td></tr> <tr> <td>1h</td><td>Masked</td><td>Will not be reported in the IIR</td></tr> </tbody> </table>	Project:	All	Format:	Array of interrupt mask bits Refer to Table 5-1 in Interrupt Control Register section for bit definitions	Value	Name	Description	FFFF FFFFh	[Default]		0h	Not Masked	Will be reported in the IIR	1h	Masked	Will not be reported in the IIR
Project:	All																	
Format:	Array of interrupt mask bits Refer to Table 5-1 in Interrupt Control Register section for bit definitions																	
Value	Name	Description																
FFFF FFFFh	[Default]																	
0h	Not Masked	Will be reported in the IIR																
1h	Masked	Will not be reported in the IIR																

## BCS Mode Register for Software Interface

BCS_MI_MODE - BCS Mode Register for Software Interface														
Register Space:	MMIO: 0/2/0													
Project:	CHV, BSW													
Source:	BlitterCS													
Default Value:	0x00000200 CHV, BSW													
Access:	R/W													
Size (in bits):	32													
Address:	2209Ch-2209Fh													
The MI_MODE register contains information that controls software interface aspects of the command parser.														
DWord	Bit	Description												
0	31:16	<p><b>Masks</b> A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0</p>												
	15	<p><b>Suspend Flush</b></p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td colspan="2">Mask: MMIO(0x209c)#31</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>No Delay</td><td>HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well</td></tr> <tr> <td>1h</td><td>Delay Flush</td><td>Suspend flush is active</td></tr> </table>	Project:	All	Mask: MMIO(0x209c)#31		Value	Name	Description	0h	No Delay	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well	1h	Delay Flush
Project:	All													
Mask: MMIO(0x209c)#31														
Value	Name	Description												
0h	No Delay	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well												
1h	Delay Flush	Suspend flush is active												
14:12	<p><b>Reserved</b> Read/Write</p>													
11	<p><b>Invalidate UHPTTR enable</b> If bit set H/W clears the valid bit of BCS_UHPTTR (4134h, bit 0) when current active head pointer is equal to UHPTTR.</p>													
10	<p><b>Atomic Read Return for MI_COPY_MEM_MEM</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>Disable <b>[Default]</b></td><td>Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.</td></tr> <tr> <td>1h</td><td>Enable</td><td>Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.</td></tr> </table>	Project:	CHV, BSW	Value	Name	Description	0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.	1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.		
Project:	CHV, BSW													
Value	Name	Description												
0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.												
1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.												

## BCS\_MI\_MODE - BCS Mode Register for Software Interface

	9	<b>Ring Idle (Read Only Status Bit)</b> <i>Writes to this bit are not allowed.</i>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #D9E1F2;">Value</th> <th style="background-color: #D9E1F2;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Parser not idle</td> </tr> <tr> <td>1</td> <td>Parser idle <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	Parser not idle	1	Parser idle <b>[Default]</b>
Value	Name							
0	Parser not idle							
1	Parser idle <b>[Default]</b>							
	8	<b>Stop Ring</b> Software must set this bit to force the Ring and Command Parser to Idle. Software must read a 1 in Ring Idle bit after setting this bit to ensure that the hardware is idle. <i>Software must clear this bit for Ring to resume normal operation.</i>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #D9E1F2;">Value</th> <th style="background-color: #D9E1F2;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal Operation <b>[Default]</b></td> </tr> <tr> <td>1</td> <td>Parser is turned off</td> </tr> </tbody> </table>	Value	Name	0	Normal Operation <b>[Default]</b>	1	Parser is turned off
Value	Name							
0	Normal Operation <b>[Default]</b>							
1	Parser is turned off							
	7:2	<b>Reserved</b> Read/Write						
	1	<b>Bypass Fence Write</b> If set, this bit will bypass all writes during flushes, independent of programming. This includes post-sync op bits, the implicit TLB invalidate write (set in GFX_MODE[13]), and sync flush fences. <i>Note this is only intended for work-arounds</i>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #D9E1F2;">Value</th> <th style="background-color: #D9E1F2;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal Operation</td> </tr> <tr> <td>1</td> <td>Bypass</td> </tr> </tbody> </table>	Value	Name	0	Normal Operation	1	Bypass
Value	Name							
0	Normal Operation							
1	Bypass							
	0	<b>Reserved</b> Read/Write						

## BCS\_PPGTT Directory Cacheline Valid Register

BCS_PP_DCLV - BCS_PPGTT Directory Cacheline Valid Register		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64		
Address: 22220h		
Default Value = 0h		
<p>This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the Force PD Restore bit is set in the context descriptor.</p> <p>The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.</p> <p>This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted.</p>		
DWord	Bit	Description
0	63:32	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> MBZ
	31:0	<b>PPGTT Directory Cache Restore</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> Enable[32] [1..32] 16 entries If set, the [1st..32nd] 16 entries of the directory cache are considered valid and will be brought in on context restore. If clear, these entries are considered invalid and fetch of these entries will not be attempted.

## BCS Primary DMA Engine Fetch Upper Address

<b>BCS_DMA_FADD_P_UDW - BCS Primary DMA Engine Fetch Upper Address</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	BlitterCS			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Address:	22060h			
<p>This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the instruction being fetched by the Primary DMA engine. This register contents are valid only when Batch Buffer is active.</p>				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
15:0	<b>Current DMA Address Upper DWORD</b> <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[47:32]</td></tr> </table> <p>This field contains 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the batch buffer that the "Primary" instruction parser DMA engine is currently accessing (fetching). Note that this address will typically lead the Head offset (as instructions must be fetched before execution).</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## BCS Reported Timestamp Count

<b>BCS_TIMESTAMP - BCS Reported Timestamp Count</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: BlitterCS		
Default Value: 0x00000000, 0x00000000		
Access: RO. This register is not set by the context restore.		
Size (in bits): 64		
Address: 22358h		
<p>This register provides an elapsed real-time value that can be used as a timestamp. This register is not reset by a graphics reset. It will maintain its value unless a full chipset reset is performed. Note: This timestamp register reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this timestamp reflects bits 38:3 of the TSC (i.e. 80ns granularity, rolling over every 1.5 hours).</p>		
DWord	Bit	Description
0	63:36	<b>Reserved</b>
		Project: All
		Format: MBZ
	35:0	<b>Timestamp Value</b>
		Project: All
		Format: U36
This register toggles every 80 ns. The upper 28 bits are zero.		

## BCS Reset Control Register

BCS_RESET_CTRL - BCS Reset Control Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000 Access: R/W Size (in bits): 32				
Address: 220D0h				
This register is to be used to control soft reset.				
DWord	Bit	Description		
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]
Format:	Mask[15:0]			
15:2	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
1	<b>Ready for Reset</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates blitter engine is ready for reset. This bit gets cleared on engine reset or when Soft Reset In progress is cleared.</p>	Format:	U1	
Format:	U1			
0	<b>Request Reset</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates SW wishes to reset the blitter engine. On seeing this bit set Command Streamer will take appropriate action and set Ready For Reset status bit. This bit gets cleared on engine reset. This bit can also be cleared by writing "0" to this bit, this mode of clearing must be only used in debug and validation mode.</p>	Format:	U1	
Format:	U1			

## BCS Ring Buffer Next Context ID Register

<b>BCS_RNCID - BCS Ring Buffer Next Context ID Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BlitterCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	22198h-2219Fh	
This register contains the <i>next</i> ring context ID associated with the ring buffer.		
<b>Programming Notes</b>		
<p>The current context (RCCID) register can be updated indirectly from this register on a context switch event. Note that the only time a context switch can occur is when MI_ARB_CHECK enables preemption or the current context runs dry (head pointer becomes equal to tail pointer).</p>		
DWord	Bit	Description
0	63:0	<b>Unnamed</b> See Context Descriptor for BCS

## BCS Semaphore Polling Interval on Wait

<b>BCS_SEMA_WAIT_POLL - BCS Semaphore Polling Interval on Wait</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 2224Ch						
The SEMA_WAIT_POLL register contains Poll Interval field which specifies the minimum number of microseconds allowed for command streamer to wait before re-fetching the data from the address mentioned in the MI_SEMAPHORE_WAIT command on WAIT Mode set to POLL until the condition is satisfied while the context is not switched out. When value of 0 is written the poll interval will be equal to the memory latency of the read completion.						
DWord	Bit	Description				
0	31:21	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
20:0	<b>Poll Interval</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U21</td></tr> </table> Minimum number of micro-seconds allowed	Project:	All	Format:	U21	
Project:	All					
Format:	U21					

## BCS Sleep State and PSMI Control

BCS_PSMI_CTRL - BCS Sleep State and PSMI Control						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1						
Address: 22050h						
This register is to be used to control all aspects of PSMI and power saving functions						
DWord	Bit	Description				
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]		
	Format:	Mask[15:0]				
	15	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
	Project:	CHV, BSW				
	Format:	MBZ				
	14:13	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ
	Project:	All				
	Format:	MBZ				
	12	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
11:8	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
7	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ	
Project:	CHV, BSW					
Format:	MBZ					
6:5	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					

## BCS\_PSMI\_CTRL - BCS Sleep State and PSMI Control

		<b>GO Indicator</b>															
	4	<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>GO</td></tr> </table> <p>This is a read only field. Writing to this bit is undefined. To simplify power saving and soft reset flows, the power management hardware has the ability to block all pending memory cycles of the render pipe. When GO=0, all cycles are blocked. All CPD enter/exit and RC6 enter/exit has this bit set to 0.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable <b>[Default]</b></td><td>No cycles allowed coming out of IDLE. All pending memory read cycles are complete. No new cycles permitted except for power context or PSMI cycles.</td></tr> <tr> <td>1h</td><td>Enable</td><td>Normal execution</td></tr> </tbody> </table>	Project:	All	Access:	RO	Format:	GO	Value	Name	Description	0h	Disable <b>[Default]</b>	No cycles allowed coming out of IDLE. All pending memory read cycles are complete. No new cycles permitted except for power context or PSMI cycles.	1h	Enable	Normal execution
Project:	All																
Access:	RO																
Format:	GO																
Value	Name	Description															
0h	Disable <b>[Default]</b>	No cycles allowed coming out of IDLE. All pending memory read cycles are complete. No new cycles permitted except for power context or PSMI cycles.															
1h	Enable	Normal execution															
	3	<b>IDLE Indicator</b> <table border="1"> <tr> <td>Default Value:</td><td>0h Render is assumed NOT IDLE coming out of reset</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>IDLE</td></tr> </table> <p>This is a read only field. Writing to this bit is undefined. This indicates what power management thinks what state the render pipe is in. That is, if set, the full handshake between render and power management has occurred and most likely the render clocks are currently turned off.</p>	Default Value:	0h Render is assumed NOT IDLE coming out of reset	Project:	All	Access:	RO	Format:	IDLE							
Default Value:	0h Render is assumed NOT IDLE coming out of reset																
Project:	All																
Access:	RO																
Format:	IDLE																
	2	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table>	Project:	All													
Project:	All																
	1	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ											
Project:	All																
Format:	MBZ																
	0	<b>RC* IDLE Message Disable</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>Disable FormatDesc</td></tr> </table> <p>For GT to get in any power saving RC* states, the render pipe must let the power management hardware know when it is IDLE. If this bit is set, power management will always assume the blitter pipe is not IDLE.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Enable <b>[Default]</b></td><td>IDLE message is enabled</td></tr> <tr> <td>1h</td><td>Disable</td><td>IDLE message is disabled</td></tr> </tbody> </table>	Project:	All	Format:	Disable FormatDesc	Value	Name	Description	0h	Enable <b>[Default]</b>	IDLE message is enabled	1h	Disable	IDLE message is disabled		
Project:	All																
Format:	Disable FormatDesc																
Value	Name	Description															
0h	Enable <b>[Default]</b>	IDLE message is enabled															
1h	Disable	IDLE message is disabled															

## BCS SW Control

BCS_SWCTRL - BCS SW Control						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00000000 Access: r/w Size (in bits): 32 Trusted Type: 1						
DWord	Bit	Description				
0	31:16	<b>Mask</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					
	15:4	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
	3:2	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
	1	<b>Tile Y Destination</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Programming this bit makes the HW treat all destination surfaces as Tile Y. This bit over-rides the setting of the destination format in the packet provided to the blitter command streamer. SW is required to flush the HW before changing the polarity of this bit. This bit is part of the context save/restore.</p>	Project:	CHV, BSW	Format:	U1
Project:	CHV, BSW					
Format:	U1					
	0	<b>Tile Y Source</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Programming this bit makes the HW treat all source surfaces as Tile Y. This bit over-rides the setting of the source format in the packet provided to the blitter command streamer. SW is required to flush the HW before changing the polarity of this bit. This bit is part of the context save/restore.</p>	Project:	CHV, BSW	Format:	U1
Project:	CHV, BSW					
Format:	U1					

## BCS Watchdog Counter Threshold

<b>BCS_CTR_THRSH - BCS Watchdog Counter Threshold</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x00150000 Access: R/W Size (in bits): 32						
Address: 2217Ch						
DWord	Bit	Description				
0	31:0	<b>Counter logic Threshold</b> <table border="1" style="margin-left: 20px;"> <tr> <td>Default Value:</td><td>00150000h</td></tr> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This field specifies the threshold that the hardware checks against for the value of the blitter clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.</p>	Default Value:	00150000h	Format:	U32
Default Value:	00150000h					
Format:	U32					

## Bitstream Output Bit Count for the last Syntax Element Report Register

<b>MFC_BITSTREAM_SE_BITCOUNT_SLICE - Bitstream Output Bit Count for the last Syntax Element Report Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128D4h	
Name:	VDBOX1	
Valid Projects:	CHV, BSW	
This register stores the count of number of bits in the bitstream for the last syntax element before padding. The bit count is before the byte-aligned alignment padding insertion, but includes the stop-one-bit. This register is part of the context save and restore.		
DWord	Bit	Description
0	31:0	<b>MFC Bitstream Syntax Element Bit Count</b> Total number of bits in the bitstream output before padding. This count is updated each time the internal counter is incremented.

## Bitstream Output Byte Count Per Slice Report Register

<b>MFC_BITSTREAM_BYTECOUNT_SLICE - Bitstream Output Byte Count Per Slice Report Register</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1		
Address: 128D0h Valid Projects: CHV, BSW		
This register stores the count of bytes of the bitstream output. This register is part of the context save and restore.		
DWord	Bit	Description
0	31:0	<b>MFC Bitstream Byte Count</b> Total number of bytes in the bitstream output from the encoder. This count is updated for every time the internal bitstream counter is incremented.

## Bitstream Output Minimal Size Padding Count Report Register

### MFC\_AVC\_MINSIZE\_PADDING\_COUNT - Bitstream Output Minimal Size Padding Count Report Register

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: VideoCS

Default Value: 0x00000000

Access: RO

Size (in bits): 32

Trusted Type: 1

Address: 12814h

Name: VDBOX1

Valid Projects: CHV, BSW

This register stores the count in bytes of **minimal size padding insertion**. It is primarily provided for **statistical data gathering**. This register is part of the context save and restore.

DWord	Bit	Description
0	31:0	<b>MFC AVC MinSize Padding Count</b> Total number of bytes in the bitstream output contributing to minimal size padding operation. This count is updated each time when the padding count is incremented.

## Blitter Mode Register

BLT_MODE - Blitter Mode Register								
DWord	Bit	Description						
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]				
Format:	Mask[15:0]							
	15	<p><b>Exelist Enable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Mask:</td> <td>MMIO#31</td> </tr> </table> <p>When set, software can utilize the exelist registers to load a context into hardware. When this bit is clear the Exelist mechanism cannot be used. The ring must be loaded via MMIO access.</p> <p><b>Programming Notes</b></p> <p>This bit is not intended to be changed dynamically. Changing the value of this bit while rendering is in progress will have UNDEFINED results. This bit should be changed only after a full reset and before submitting any commands to the device</p>	Default Value:	0h	Project:	CHV, BSW	Mask:	MMIO#31
Default Value:	0h							
Project:	CHV, BSW							
Mask:	MMIO#31							
	14	<p><b>Interrupt Steering Bit</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set, Command Streamer sends interrupt messages to the SHIM of the ON CHIP Micro Controller through message channel. When reset, Command Streamer sends the interrupt messages to Display Engine as config writes on GAM interface.</p>	Project:	CHV, BSW	Format:	U1		
Project:	CHV, BSW							
Format:	U1							
	13:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ		
Project:	All							
Format:	MBZ							

## BLT\_MODE - Blitter Mode Register

	9	<b>Per-Process GTT Enable</b>									
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>Enable Per-Process GTT BS Mode Enable</td></tr> </table>	Project:	All	Format:	Enable Per-Process GTT BS Mode Enable					
Project:	All										
Format:	Enable Per-Process GTT BS Mode Enable										
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>PPGTT Disable <b>[Default]</b></td><td>When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.</td></tr> <tr> <td>1h</td><td>PPGTT Enable</td><td>When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.</td></tr> </tbody> </table>	Value	Name	Description	0h	PPGTT Disable <b>[Default]</b>	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.	1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.
Value	Name	Description									
0h	PPGTT Disable <b>[Default]</b>	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.									
1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.									
		<b>Programming Notes</b>									
		This bit is used for enabling PPGTT access in Ring Buffer mode of scheduling. Privilege field in context descriptor states the same in Execlist Mode of scheduling. This field should be set before programming PDP0/1/2/3 registers in order to set the PPGTT translation of memory access.									
	8	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table>	Project:	All							
Project:	All										
	7	<b>64Bit Virtual Addressing Enable</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable					
Project:	CHV, BSW										
Format:	Enable										
		Per-Process GTT Enable									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>64Bit Virtual Addressing Disable <b>[Default]</b></td><td>When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.</td></tr> </tbody> </table>	Value	Name	Description	0h	64Bit Virtual Addressing Disable <b>[Default]</b>	When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.			
Value	Name	Description									
0h	64Bit Virtual Addressing Disable <b>[Default]</b>	When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.									
		<b>Programming Notes</b>									
		This bit is only valid when PPGTT is enabled in ring buffer mode of scheduling. Context Descriptor has a similar bit to control 64bit virtual addressing in execlist mode of scheduling. Irrespective of this field set or clear virtual addresses translated through GTT are always 32Bit. This field should be programmed before enabling PPGTT access. When this field is not set or for GTT virtual addresses, Graphics Address [47:32] field of any commands or register exercised by SW should be programmed to 0x0.									
		64 Bit Virtual Addressing is not supported on CHV, BSW and must not be set.									
	6:5	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW										
	4	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW										

**BLT\_MODE - Blitter Mode Register**

<b>BLT_MODE - Blitter Mode Register</b>		
3:1	<b>Reserved</b>	
	Project:	All
0	<b>Privilege Check Disable</b>	
	Project:	CHV, BSW
	Format:	Enable
	This field when set, disables Privilege Violation checks on non-privileged batch buffers. When set Privileged commands are allowed to be executed from non-privileged batch buffers.	

## Blitter TLB Control Register

BTCR - Blitter TLB Control Register				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0426Ch			
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	0	<b>Invalidate TLBs on the corresponding Engine</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.</p>	Default Value:	0b
Default Value:	0b			
Access:	R/W			

## BLT Context Element Descriptor (High Part)

<b>BLT_CTX_EDR_H - BLT Context Element Descriptor (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04504h	
DWord	Bit	Description
0	31:0	<b>BLT Context Element Descriptor (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## BLT Context Element Descriptor (Low Part)

<b>BLT_CTX_EDR_L - BLT Context Element Descriptor (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000009	
Size (in bits):	32	
Address:	04500h	
DWord	Bit	Description
0	31:0	<b>BLT Context Element Descriptor (Low Part)</b>
		Default Value: 00000009h
		Access: R/W

## BLT Context Element Descriptor (Low Part)

<b>BLT_CTX_EDR_L - BLT Context Element Descriptor (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000009	
Size (in bits):	32	
Address:	04500h	
DWord	Bit	Description
0	31:0	<b>BLT Context Element Descriptor</b>
		Default Value: 00000009h
		Access: R/W

## BLT Fault Counter

<b>BLT_FAULT_CNTR - BLT Fault Counter</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 045B8h						
DWord	Bit	Description				
0	31:0	<b>BLT Fault Counter</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This counter only applies to advance context when fault and stream mode is selected.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## BLT Fixed Counter

BLT_FIXED_CNTR - BLT Fixed Counter		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 045BCh		
DWord	Bit	Description
0	31:0	<b>BLT Fixed Counter</b> Default Value: 0000000h Access: RO This counter only applies to advance context when fault and stream mode is selected.

## BLT PDP0/PML4/PASID Descriptor (High Part)

<b>BLT_CTX_PDP0_H - BLT PDP0/PML4/PASID Descriptor (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0450Ch	
DWord	Bit	Description
0	31:0	<b>BLT PDP0/PML4/PASID Descriptor (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## BLT PDP0/PML4/PASID Descriptor (Low Part)

<b>BLT_CTX_PDP0_L - BLT PDP0/PML4/PASID Descriptor (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04508h	
DWord	Bit	Description
0	31:0	<b>BLT PDP0/PML4/PASID Descriptor (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## BLT PDP1 Descriptor Register (High Part)

BLT_CTX_PDP1_H - BLT PDP1 Descriptor Register (High Part)		
DWord	Bit	Description
0	31:0	<b>BLT PDP1 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## BLT PDP1 Descriptor Register (Low Part)

<b>BLT_CTX_PDP1_L - BLT PDP1 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04510h	
DWord	Bit	Description
0	31:0	<b>BLT PDP1 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## BLT PDP2 Descriptor Register (High Part)

BLT_CTX_PDP2_H - BLT PDP2 Descriptor Register (High Part)		
DWord	Bit	Description
0	31:0	<b>BLT PDP2 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## BLT PDP2 Descriptor Register (Low Part)

<b>BLT_CTX_PDP2_L - BLT PDP2 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04518h	
DWord	Bit	Description
0	31:0	<b>BLT PDP2 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## BLT PDP3 Descriptor Register (High Part)

BLT_CTX_PDP3_H - BLT PDP3 Descriptor Register (High Part)		
DWord	Bit	Description
0	31:0	<b>BLT PDP3 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## BLT PDP3 Descriptor Register (Low Part)

<b>BLT_CTX_PDP3_L - BLT PDP3 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04520h	
DWord	Bit	Description
0	31:0	<b>BLT PDP3 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## Boolean\_Counter\_B0

OAPERF_B0 - Boolean_Counter_B0						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	BSpec					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	02920h					
Valid Projects:	[CHV, BSW]					
<p>This register enables the current live value of performance counter B0 to be read. Since what conditions cause B0 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</td></tr> </table>	Format:	U32	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
Format:	U32					
This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.						

## Boolean\_Counter\_B1

OAPERF_B1 - Boolean_Counter_B1						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 02924h Valid Projects: [CHV, BSW]						
This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</td></tr> </table>	Format:	U32	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
Format:	U32					
This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.						

## Boolean\_Counter\_B2

OAPERF_B2 - Boolean_Counter_B2						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	BSpec					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	02928h					
Valid Projects:	[CHV, BSW]					
<p>This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</td></tr> </table>	Format:	U32	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
Format:	U32					
This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.						

## Boolean\_Counter\_B3

OAPERF_B3 - Boolean_Counter_B3						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0292Ch Valid Projects: [CHV, BSW]						
This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</td></tr> </table>	Format:	U32	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
Format:	U32					
This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.						

## Boolean\_Counter\_B4

OAPERF_B4 - Boolean_Counter_B4						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	BSpec					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	02930h					
Valid Projects:	[CHV, BSW]					
<p>This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</td></tr> </table>	Format:	U32	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
Format:	U32					
This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.						

## Boolean\_Counter\_B5

OAPERF_B5 - Boolean_Counter_B5						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 02934h Valid Projects: [CHV, BSW]						
This register enables the current live value of performance counter B5 to be read. Since what conditions cause B5 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</td></tr> </table>	Format:	U32	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
Format:	U32					
This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.						

## Boolean\_Counter\_B6

<b>OAPERF_B6 - Boolean_Counter_B6</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	BSpec					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	02938h					
Valid Projects:	[CHV, BSW]					
<p>This register enables the current live value of performance counter B6 to be read. Since what conditions cause B6 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U32</td></tr> <tr> <td colspan="2" style="padding: 2px;">This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</td></tr> </table>	Format:	U32	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
Format:	U32					
This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.						

## Boolean\_Counter\_B7

OAPERF_B7 - Boolean_Counter_B7						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BSpec Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0293Ch Valid Projects: [CHV, BSW]						
This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</td></tr> </table>	Format:	U32	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
Format:	U32					
This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.						

## BTB Not Consumed By RCS

<b>BTP_PRODUCE_COUNT - BTB Not Consumed By RCS</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	02480h	
This register keeps track of the outstanding BTP produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore.		
<b>Programming Notes</b>		
This register should not be programmed by SW.		
DWord	Bit	Description
0	31:0	<p><b>BTP Produce Count</b></p> <p>This register keeps track of the outstanding BTP produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore.</p>

## BTP Commands Parsed By RCS

<b>BTP_PARSE_COUNT - BTP Commands Parsed By RCS</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1  Address: 02490h		
This register keeps track of the BTP commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has BTP Pool Alloc Valid. BTP parse count should be less than equal to the BTP produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. BTP Parse count is subtracted from the BTP Produce Count upon parsing 3D_PRIMITIVE command. This register is part of the render context save and restore. This register should not be programmed by SW.		
DWord	Bit	Description
0	31:0	<b>BTP Parse Count</b> This register keeps track of the BTP commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has BTP Pool Alloc Valid. BTP parse count should be less than equal to the BTP produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. BTP Parse count is subtracted from the BTP Produce Count upon parsing 3D_PRIMITIVE command.

## Cache Mode Register 0

CACHE_MODE_0 - Cache Mode Register 0										
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000004 CHV, BSW Access: R/W Size (in bits): 32										
Address: 07000h Valid Projects: CHV, BSW										
<b>Description</b>										
This register is used to control the operation of the Render and Sampler L2 Caches. All reserved bits are implemented as read/write. Before changing the value of this register, GFX pipeline must be idle i.e. full flush is required. This Register is saved and restored as part of Context. RegisterType = MMIO_SVL										
DWord	Bit	Description								
0	31:16	<b>Mask</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">WO</td></tr> <tr> <td>Format:</td><td>Mask[15:0]</td></tr> <tr> <td colspan="2">A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.</td></tr> <tr> <td colspan="2" rowspan="2"></td></tr> </table>	Access:	WO	Format:	Mask[15:0]	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.			
Access:	WO									
Format:	Mask[15:0]									
A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.										
		<b>Sampler L2 Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td style="width: 50%;">CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>Disable</td></tr> <tr> <td colspan="2" rowspan="2"></td></tr> </table>	Project:	CHV, BSW	Access:	r/w	Format:	Disable		
Project:	CHV, BSW									
Access:	r/w									
Format:	Disable									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td>Sampler L2 Cache Enabled.</td></tr> <tr> <td>1h</td><td></td><td>Sampler L2 Cache Disabled. All accesses are treated as misses.</td></tr> </tbody> </table>	Value	Name	Description	0h	[Default]	Sampler L2 Cache Enabled.	1h	
Value	Name	Description								
0h	[Default]	Sampler L2 Cache Enabled.								
1h		Sampler L2 Cache Disabled. All accesses are treated as misses.								
<b>MSAA Compression Plane Number Threshold for eLLC</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td style="width: 50%;">CHV, BSW</td></tr> <tr> <td>Security:</td><td>IP.eLLC</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td colspan="2"></td></tr> </table>	Project:	CHV, BSW	Security:	IP.eLLC	Access:	r/w				
Project:	CHV, BSW									
Security:	IP.eLLC									
Access:	r/w									
14:12	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>threshold0 [Default]</td><td>Cache only planeID = 0 in eLLC.</td></tr> <tr> <td>1h</td><td>threshold1</td><td>Cache only planeID = 0, 1 in eLLC.</td></tr> </tbody> </table>	Value	Name	Description	0h	threshold0 [Default]	Cache only planeID = 0 in eLLC.	1h	threshold1	Cache only planeID = 0, 1 in eLLC.
Value	Name	Description								
0h	threshold0 [Default]	Cache only planeID = 0 in eLLC.								
1h	threshold1	Cache only planeID = 0, 1 in eLLC.								

## CACHE\_MODE\_0 - Cache Mode Register 0

		2h	threshold2	Cache only planeID = 0..2 in eLLC.													
		3h	threshold3	Cache only planeID = 0..3 in eLLC.													
		4h	threshold4	Cache only planeID = 0..4 in eLLC.													
		5h	threshold5	Cache only planeID = 0..5 in eLLC.													
		6h	threshold6	Cache only planeID = 0..6 in eLLC.													
		7h	threshold7	Cache only planeID = 0..7 in eLLC.													
		<b>Programming Notes</b>															
		This bit-field is programmed based on MSAA. When MSAA compression is enabled, these settings affect HW, else it is ignored. For 16X MSAA only lower 8 planes can be cached in eLLC.															
11	<b>Sampler Set Remapping for 3D Disable</b>	<table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Access:</td> <td>r/w</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Enable Set Remap <b>[Default]</b></td> <td>Set remapping for 3d enabled</td> </tr> <tr> <td>1h</td> <td>Disable Set Remap</td> <td>Set remapping for 3d disabled</td> </tr> </tbody> </table>			Project:	CHV, BSW	Access:	r/w	Value	Name	Description	0h	Enable Set Remap <b>[Default]</b>	Set remapping for 3d enabled	1h	Disable Set Remap	Set remapping for 3d disabled
Project:	CHV, BSW																
Access:	r/w																
Value	Name	Description															
0h	Enable Set Remap <b>[Default]</b>	Set remapping for 3d enabled															
1h	Disable Set Remap	Set remapping for 3d disabled															
10	<b>RCZ PMA Chicken Bit</b>	<table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>This bit controls the bug-fix in the allocation pipe for expansions when the PMA-optimization mode is enabled.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Enable <b>[Default]</b></td> <td>Allocation pipe is not stalled if there are pending expansions</td> </tr> <tr> <td>1h</td> <td>Disable</td> <td>Allocation pipe is stalled if there are pending expansions</td> </tr> </tbody> </table>			Project:	CHV, BSW	Format:	Disable	Value	Name	Description	0h	Enable <b>[Default]</b>	Allocation pipe is not stalled if there are pending expansions	1h	Disable	Allocation pipe is stalled if there are pending expansions
Project:	CHV, BSW																
Format:	Disable																
Value	Name	Description															
0h	Enable <b>[Default]</b>	Allocation pipe is not stalled if there are pending expansions															
1h	Disable	Allocation pipe is stalled if there are pending expansions															
9	<b>Sampler L2 TLB Prefetch Enable</b>	<table border="1"> <tr> <td>Access:</td> <td>r/w</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td><b>[Default]</b></td> <td>TLB Prefetch Disabled</td> </tr> <tr> <td>1h</td> <td></td> <td>TLB Prefetch Enabled</td> </tr> </tbody> </table>			Access:	r/w	Value	Name	Description	0h	<b>[Default]</b>	TLB Prefetch Disabled	1h		TLB Prefetch Enabled		
Access:	r/w																
Value	Name	Description															
0h	<b>[Default]</b>	TLB Prefetch Disabled															
1h		TLB Prefetch Enabled															
8	<b>Reserved</b>																

## **CACHE\_MODE\_0 - Cache Mode Register 0**

	7:6	<b>Sampler L2 Request Arbitration</b>															
		Project:	CHV, BSW														
		Access:	r/w														
		Format:	U2														
	5	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: center;">Value</th><th style="background-color: #d9e1f2; text-align: center;">Name</th><th style="background-color: #d9e1f2; text-align: center;">Description</th></tr> </thead> <tbody> <tr><td>00b</td><td></td><td>Round Robin</td></tr> <tr><td>01b</td><td></td><td>Fetch are Highest Priority</td></tr> <tr><td>10b</td><td></td><td>Constants are Highest Priority</td></tr> <tr><td>11b</td><td></td><td>Reserved</td></tr> </tbody> </table>		Value	Name	Description	00b		Round Robin	01b		Fetch are Highest Priority	10b		Constants are Highest Priority	11b	
Value	Name	Description															
00b		Round Robin															
01b		Fetch are Highest Priority															
10b		Constants are Highest Priority															
11b		Reserved															
<b>STC Eviction Policy</b>																	
Project:	CHV, BSW																
Access:	r/w																
4	Format:	Disable															
	<p>If this bit is set, STCunit will have LRA as replacement policy. The default value i.e. (when this bit is reset) indicates that non-LRA eviction policy. This bit must be reset. LRA replacement policy is not supported.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: center;">Programming Notes</th><th style="background-color: #d9e1f2; text-align: center;">Project</th></tr> </thead> <tbody> <tr><td>If this bit is set to "1", bit 4 of 0x7010h must also be set to "1".</td><td>CHV, BSW</td></tr> </tbody> </table>		Programming Notes	Project	If this bit is set to "1", bit 4 of 0x7010h must also be set to "1".	CHV, BSW											
Programming Notes	Project																
If this bit is set to "1", bit 4 of 0x7010h must also be set to "1".	CHV, BSW																
<b>RCC Eviction Policy</b>																	
Project:	CHV, BSW																
3	Access:	r/w															
	Format:	Disable															
	<p>If this bit is set, RCCunit will have LRA as replacement policy. The default value i.e. (when this bit is reset) indicates that non-LRA eviction policy. This bit must be reset. LRA replacement policy is not supported.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: center;">Programming Notes</th><th style="background-color: #d9e1f2; text-align: center;">Project</th></tr> </thead> <tbody> <tr><td>If this bit is set to "1", bit 7 of 0x7010h must also be set to "1".</td><td>CHV, BSW</td></tr> </tbody> </table>		Programming Notes	Project	If this bit is set to "1", bit 7 of 0x7010h must also be set to "1".	CHV, BSW											
Programming Notes	Project																
If this bit is set to "1", bit 7 of 0x7010h must also be set to "1".	CHV, BSW																
<b>Reserved</b>																	

## CACHE\_MODE\_0 - Cache Mode Register 0

	2	<b>Hierarchical Z RAW Stall Optimization Disable</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table>	Project:	CHV, BSW	Access:	r/w	Format:	U1			
Project:	CHV, BSW										
Access:	r/w										
Format:	U1										
		The Hierarchical Z RAW Stall Optimization allows non-overlapping polygons in the same 8x4 pixel/sample area to be processed without stalling waiting for the earlier ones to write to Hierarchical Z buffer.									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Enable</td><td>Enables the hierarchical Z RAW Stall Optimization.</td></tr> <tr> <td>1h</td><td>Disable <b>[Default]</b></td><td>Disables the hierarchical Z RAW Stall Optimization.</td></tr> </tbody> </table>	Value	Name	Description	0h	Enable	Enables the hierarchical Z RAW Stall Optimization.	1h	Disable <b>[Default]</b>	Disables the hierarchical Z RAW Stall Optimization.
Value	Name	Description									
0h	Enable	Enables the hierarchical Z RAW Stall Optimization.									
1h	Disable <b>[Default]</b>	Disables the hierarchical Z RAW Stall Optimization.									
<b>Programming Notes</b>		<b>Project</b>									
This bit must be set to 0 to enable the Hierarchical Z RAW stall optimization.		CHV, BSW									
	1	<b>Disable clock gating in the pixel backend</b>									
		<table border="1"> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>Disable</td></tr> </table> <p>MCL related clock gating is disabled in the pixel backend. Before setting this bit to 1, the instruction/state caches must be invalidated. [DevGT:{WKA}]</p>	Access:	r/w	Format:	Disable					
Access:	r/w										
Format:	Disable										
	0	<b>RW optimization (portal2) fix disable</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> </table> <p>Portal 2 fix :</p> <ul style="list-style-type: none"> <li>a) In MSAA mode, RCC source clear cacheline will be allocated as RW, only if its a true read (ie blend enabled, etc) and will be allocated as WO otherwise.</li> <li>b) In any mode, RCC should not allocate a cacheline as RW, if its not a true read, evenif MSC sends RW = 11 to RCC. MSC sends an additional "True read" indicator to help RCC override the RW bit.</li> </ul>	Project:	CHV, BSW	Access:	r/w					
Project:	CHV, BSW										
Access:	r/w										
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td><b>[Default]</b></td><td>Portal 2 fix enabled.</td></tr> <tr> <td>1</td><td></td><td>           Portal 2 fix disabled.           <ul style="list-style-type: none"> <li>a) RCC will always allocate source clear as RW in MSAA mode.</li> <li>b) RCC will always allocate on the basic of MSC RW indicator to RCC, in non source clear mode.</li> </ul> </td></tr> </tbody> </table>	Value	Name	Description	0	<b>[Default]</b>	Portal 2 fix enabled.	1		Portal 2 fix disabled. <ul style="list-style-type: none"> <li>a) RCC will always allocate source clear as RW in MSAA mode.</li> <li>b) RCC will always allocate on the basic of MSC RW indicator to RCC, in non source clear mode.</li> </ul>
Value	Name	Description									
0	<b>[Default]</b>	Portal 2 fix enabled.									
1		Portal 2 fix disabled. <ul style="list-style-type: none"> <li>a) RCC will always allocate source clear as RW in MSAA mode.</li> <li>b) RCC will always allocate on the basic of MSC RW indicator to RCC, in non source clear mode.</li> </ul>									

## Cache Mode Register 1

CACHE_MODE_1 - Cache Mode Register 1												
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000180 CHV, BSW Access: R/W Size (in bits): 32												
Address: 07004h Valid Projects: CHV, BSW												
Description												
RegisterType: MMIO_SVL												
Before changing the value of this register, GFX pipeline must be idle; i.e., full flush is required. This Register is saved and restored as part of Context.												
DWord	Bit	Description										
0	31:16	<p><b>Mask</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">WO</td></tr> <tr> <td>Mask:</td><td>MASK</td></tr> <tr> <td>Format:</td><td>Mask[15:0]</td></tr> </table> <p>Must be set to modify corresponding data bit. Reads to this field returns zero.</p>	Access:	WO	Mask:	MASK	Format:	Mask[15:0]				
Access:	WO											
Mask:	MASK											
Format:	Mask[15:0]											
<p><b>MSC Smart Bank Arbitration Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td style="width: 50%;">CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>Disable</td></tr> </table> <p>Setting this bit causes MSC Bank Arbitration to be disabled. Default value, i.e. resetting this bit, will Enable MSC Smart Bank Arbitration.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th><th style="width: 50%;">Name</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Enable [<b>Default</b>]</td></tr> <tr> <td>1h</td><td>Disable</td></tr> </tbody> </table>	Project:	CHV, BSW	Access:	r/w	Format:	Disable	Value	Name	0h	Enable [ <b>Default</b> ]	1h	Disable
Project:	CHV, BSW											
Access:	r/w											
Format:	Disable											
Value	Name											
0h	Enable [ <b>Default</b> ]											
1h	Disable											

## CACHE\_MODE\_1 - Cache Mode Register 1

	14	<b>MSC Resolve Optimization Disable</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table>	Project:	CHV, BSW	Access:	r/w	Format:	U1			
Project:	CHV, BSW										
Access:	r/w										
Format:	U1										
		Setting this bit causes MSC to mark cachelines dirty and appropriately update MSC during the classic clear resolve pass. Default value, i.e. resetting this bit, suppresses MSC buffer modification during the classic clear resolve pass.									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1h</td><td>Disable</td></tr> <tr> <td>0h</td><td>Enable <b>[Default]</b></td></tr> </tbody> </table>	Value	Name	1h	Disable	0h	Enable <b>[Default]</b>			
Value	Name										
1h	Disable										
0h	Enable <b>[Default]</b>										
	13	<b>NP EARLY Z FAILS DISABLE</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> </table>	Project:	CHV, BSW	Access:	r/w					
Project:	CHV, BSW										
Access:	r/w										
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable <b>[Default]</b></td><td>When NP PMA FIX ENABLE = 1, clearing this bit disables IZ to conservatively fail pixels.</td></tr> <tr> <td>1h</td><td>Enable</td><td>When NP PMA FIX ENABLE = 1, IZ does conservatively fail any NP pixels.</td></tr> </tbody> </table>	Value	Name	Description	0h	Disable <b>[Default]</b>	When NP PMA FIX ENABLE = 1, clearing this bit disables IZ to conservatively fail pixels.	1h	Enable	When NP PMA FIX ENABLE = 1, IZ does conservatively fail any NP pixels.
Value	Name	Description									
0h	Disable <b>[Default]</b>	When NP PMA FIX ENABLE = 1, clearing this bit disables IZ to conservatively fail pixels.									
1h	Enable	When NP PMA FIX ENABLE = 1, IZ does conservatively fail any NP pixels.									
		<b>Programming Notes</b>									
		This bit must be set when NP PMA FIX ENABLE = 1									
		This bit must not be set when NP PMA FIX ENABLE = 0									
	12	<b>HIZ Eviction Policy</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table>	Project:	CHV, BSW	Access:	r/w	Format:	U1			
Project:	CHV, BSW										
Access:	r/w										
Format:	U1										
		If this bit is set, Hizunit will have LRA as replacement policy. The default value i.e. (when this bit is reset) indicates the non-LRA eviction policy. For performance reasons, this bit must be reset.									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td><b>[Default]</b></td><td>Non-LRA eviction Policy</td></tr> <tr> <td>1h</td><td></td><td>LRA eviction Policy</td></tr> </tbody> </table>	Value	Name	Description	0h	<b>[Default]</b>	Non-LRA eviction Policy	1h		LRA eviction Policy
Value	Name	Description									
0h	<b>[Default]</b>	Non-LRA eviction Policy									
1h		LRA eviction Policy									
		<b>Programming Notes</b>									
		If this bit is set to "1", bit 3 of 0x7010h must also be set to "1"									

## CACHE\_MODE\_1 - Cache Mode Register 1

	11	<b>NP PMA FIX ENABLE</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> </table>	Project:	CHV, BSW	Access:	r/w					
Project:	CHV, BSW										
Access:	r/w										
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable [Default]</td><td>Enables stalling PMA behavior for NP depth pixels in the early depth pipeline. (Legacy behavior)</td></tr> <tr> <td>1h</td><td>Enable</td><td>Enables non-stalling PMA behavior for NP depth pixels in the early depth pipeline.</td></tr> </tbody> </table>	Value	Name	Description	0h	Disable [Default]	Enables stalling PMA behavior for NP depth pixels in the early depth pipeline. (Legacy behavior)	1h	Enable	Enables non-stalling PMA behavior for NP depth pixels in the early depth pipeline.
Value	Name	Description									
0h	Disable [Default]	Enables stalling PMA behavior for NP depth pixels in the early depth pipeline. (Legacy behavior)									
1h	Enable	Enables non-stalling PMA behavior for NP depth pixels in the early depth pipeline.									
		<b>Programming Notes</b>									
		<p>SW must set this bit in order to enable this fix when following expression is TRUE.</p> <pre>3DSTATE_WM::ForceThreadDispatch != 1 &amp;&amp; !(3DSTATE_RASTER::ForceSampleCount != NUMRASTSAMPLES_0) &amp;&amp; (3DSTATE_DEPTH_BUFFER::SURFACE_TYPE != NULL) &amp;&amp; (3DSTATE_DEPTH_BUFFER:: HIZ Enable) &amp;&amp; !(3DSTATE_WM::EDSC_Mode == 2) &amp;&amp; (3DSTATE_PS_EXTRA::PixelShaderValid) &amp;&amp; !(3DSTATE_WM_HZ_OP::DepthBufferClear    3DSTATE_WM_HZ_OP::DepthBufferResolve    3DSTATE_WM_HZ_OP::Hierarchical Depth Buffer Resolve Enable    3DSTATE_WM_HZ_OP::StencilBufferClear ) &amp;&amp; ( (3DSTATE_WM_DEPTH_STENCIL::DepthTestEnable) &amp;&amp; ( (3DSTATE_PS_EXTRA::PixelShaderKillsPixels    3DSTATE_PS_EXTRA:: oMask Present to RenderTarget    3DSTATE_PS_BLEND::AlphaToCoverageEnable    3DSTATE_PS_BLEND::AlphaTestEnable    3DSTATE_WM_CHROMAKEY::ChromaKeyKillEnable ) &amp;&amp; ( 3DSTATE_WM::ForceKillPix != ForceOff &amp;&amp; (3DSTATE_WM_DEPTH_STENCIL::DepthWriteEnable &amp;&amp; 3DSTATE_DEPTH_BUFFER::DEPTH_WRITE_ENABLE)    (3DSTATE_WM_DEPTH_STENCIL::Stencil Buffer Write Enable &amp;&amp; 3DSTATE_DEPTH_BUFFER::STENCIL_WRITE_ENABLE &amp;&amp; 3DSTATE_STENCIL_BUFFER::STENCIL_BUFFER_ENABLE) ) )    (3DSTATE_PS_EXTRA:: Pixel Shader Computed Depth mode != PSCDEPTH_OFF) )</pre>									
	10	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW										
	9	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> </table>	Project:	CHV, BSW	Access:	r/w					
Project:	CHV, BSW										
Access:	r/w										

## CACHE\_MODE\_1 - Cache Mode Register 1

	8:7	<b>Sampler Cache Set XOR selection</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>U2</td></tr> </table> <p>These bits have an impact only when the Sampler cache is configured in 16 way set associative mode. If the cache is being used for immediate data or for blitter data these bits have no effect.</p>	Project:	CHV, BSW	Access:	r/w
Project:	CHV, BSW					
Access:	r/w					
Format:	U2					
Value	Name	Description				
00b	None	No XOR.				
01b	Scheme 1	<p>New_set_mask[3:0] = Tiled_address[16:13].            New_set[3:0] less than or = New_set_mask[3:0] ^ Old_set[3:0].            Rationale: These bits can distinguish among 16 different equivalent classes of virtual pages. These bits also represent the lsb for tile rows ranging from a pitch of 1 tile to 16 tiles.</p>				
10b	Scheme 2	<p>New_set_mask[3] = Tiled_address[17] ^ Tiled_address[16].New_set_mask[2] = Tiled_address[16] ^ Tiled_address[15].New_set_mask[1] = Tiled_address[15] ^ Tiled_address[14].New_set_mask[0] = Tiled_address[14] ^ Tiled_address[13].New_set[3:0] less than or = New_set_mask[3:0] ^ Old_set[3:0].Rationale: More bits on each XOR can give better statistical uniformity on sets and since two lsbs are taken for each tile row size, it reduces the chance of aliasing on sets.</p>				
11b	Scheme 3 <b>[Default]</b>	<p>New_set_mask[3] = Tiled_address[22] ^ Tiled_address[21] ^ Tiled_address[20] ^ Tiled_address[19].New_set_mask[2] = Tiled_address[18] ^ Tiled_address[17] ^ Tiled_address[16].New_set_mask[1] = Tiled_address[15] ^ Tiled_address[14].New_set_mask[0] = Tiled_address[13].New_set[3:0] less than or = New_set_mask[3:0] ^ Old_set[3:0].Rationale: More bits on each XOR can give better statistical uniformity on sets and since each XOR has different bits, it reduces the chance of aliasing on sets even more.</p>				
<b>Programming Notes</b>						
<p>This field should be programmed as "00b" corresponding to NO XOR option when the 3D map performance fix in MT is enabled using the field "<b>Sampler Set Remmapping for 3D Disable</b>" in <b>CACHE_MODE_0 - Cache Mode Register 0</b>.</p>						

## CACHE\_MODE\_1 - Cache Mode Register 1

	6	<b>4X4 RCPFE-STC Optimization Disable</b>									
		Project: CHV, BSW									
		Access: r/w									
		Format: Disable									
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>Enables two contiguous 4x2s to be collected as 4X4 access for STC interface. This allows for less bank collision and less RAM power on STC.</td> </tr> <tr> <td>1h</td> <td></td> <td>Disables this optimization and therefore only one valid 4x2 is sent to STC on the 4X4 interface.</td> </tr> </tbody> </table>			Value	Name	Description	0h	[Default]	Enables two contiguous 4x2s to be collected as 4X4 access for STC interface. This allows for less bank collision and less RAM power on STC.	1h		Disables this optimization and therefore only one valid 4x2 is sent to STC on the 4X4 interface.
Value	Name	Description									
0h	[Default]	Enables two contiguous 4x2s to be collected as 4X4 access for STC interface. This allows for less bank collision and less RAM power on STC.									
1h		Disables this optimization and therefore only one valid 4x2 is sent to STC on the 4X4 interface.									
<table border="1"> <thead> <tr> <th>Restriction</th> </tr> </thead> <tbody> <tr> <td>Restriction Gen9-LP bug# 1715730 : This bit must be set.</td></tr> </tbody> </table>			Restriction	Restriction Gen9-LP bug# 1715730 : This bit must be set.							
Restriction											
Restriction Gen9-LP bug# 1715730 : This bit must be set.											
	5	<b>MCS Cache Disable</b>									
		Project: CHV, BSW									
		Access: r/w									
		Format: Disable									
For Programming restrictions please refer to the 3D Pipeline.											
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>MCS cache enabled. It allows RTs with MCS buffer enabled to be rendered using either MSAA compression for MSRT OR with color clear feature for non MSRT.</td> </tr> <tr> <td>1h</td> <td></td> <td>MCS cache is disabled. Hence no MSAA compression for MSRT and no color clear for non-MSRT.</td> </tr> </tbody> </table>			Value	Name	Description	0h	[Default]	MCS cache enabled. It allows RTs with MCS buffer enabled to be rendered using either MSAA compression for MSRT OR with color clear feature for non MSRT.	1h		MCS cache is disabled. Hence no MSAA compression for MSRT and no color clear for non-MSRT.
Value	Name	Description									
0h	[Default]	MCS cache enabled. It allows RTs with MCS buffer enabled to be rendered using either MSAA compression for MSRT OR with color clear feature for non MSRT.									
1h		MCS cache is disabled. Hence no MSAA compression for MSRT and no color clear for non-MSRT.									
	4	<b>Float Blend Optimization Enable</b>									
		Project: CHV, BSW									
		Access: r/w									
		Format: Enable									
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>Disables blend optimization for floating point RTs.</td> </tr> <tr> <td>1h</td> <td></td> <td>Enables blend optimization for floating point RTs.</td> </tr> </tbody> </table>			Value	Name	Description	0h	[Default]	Disables blend optimization for floating point RTs.	1h		Enables blend optimization for floating point RTs.
Value	Name	Description									
0h	[Default]	Disables blend optimization for floating point RTs.									
1h		Enables blend optimization for floating point RTs.									

## CACHE\_MODE\_1 - Cache Mode Register 1

	3	<b>Depth Read Hit Write-Only Optimization Disable</b>																								
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>Disable</td></tr> </table>	Project:	CHV, BSW	Access:	r/w	Format:	Disable																		
Project:	CHV, BSW																									
Access:	r/w																									
Format:	Disable																									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td>Read Hit Write-only optimization is enabled in the Depth cache (RCZ).</td></tr> <tr> <td>1h</td><td></td><td>Read Hit Write-only optimization is disabled in the Depth cache (RCZ).</td></tr> </tbody> </table>	Value	Name	Description	0h	[Default]	Read Hit Write-only optimization is enabled in the Depth cache (RCZ).	1h		Read Hit Write-only optimization is disabled in the Depth cache (RCZ).															
Value	Name	Description																								
0h	[Default]	Read Hit Write-only optimization is enabled in the Depth cache (RCZ).																								
1h		Read Hit Write-only optimization is disabled in the Depth cache (RCZ).																								
	2	<b>RCZ Read after expansion control fix 2</b>																								
		<table border="1"> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Access:	r/w	Format:	Enable																				
Access:	r/w																									
Format:	Enable																									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td>RCZ will suppress the read request to memory if it was allocated as a expansion Cacheline RCZ will always issue a read request to memory, even if it was previously allocated as expansion Cacheline</td></tr> <tr> <td>1h</td><td></td><td>RCZ will always issue a read request to memory, even if it was previously allocated as expansion Cacheline RCZ will suppress the read request to memory if it was allocated as a expansion Cacheline</td></tr> </tbody> </table>	Value	Name	Description	0h	[Default]	RCZ will suppress the read request to memory if it was allocated as a expansion Cacheline RCZ will always issue a read request to memory, even if it was previously allocated as expansion Cacheline	1h		RCZ will always issue a read request to memory, even if it was previously allocated as expansion Cacheline RCZ will suppress the read request to memory if it was allocated as a expansion Cacheline															
Value	Name	Description																								
0h	[Default]	RCZ will suppress the read request to memory if it was allocated as a expansion Cacheline RCZ will always issue a read request to memory, even if it was previously allocated as expansion Cacheline																								
1h		RCZ will always issue a read request to memory, even if it was previously allocated as expansion Cacheline RCZ will suppress the read request to memory if it was allocated as a expansion Cacheline																								
	1	<b>Blend Optimization Fix Disable</b>																								
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> <tr> <td></td><td><b>Description</b></td></tr> <tr> <td></td><td>This bit when reset, enables blend optimization fix. If this bit is set, it disables the blend optimization fix and may exhibit corruption on alpha components in the render target under some conditions.</td></tr> <tr> <td></td><td> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>[Default]</td></tr> <tr> <td>1</td><td></td></tr> </tbody> </table> </td></tr> <tr> <td></td><td>0</td><td><b>Reserved</b></td></tr> <tr> <td></td><td></td><td> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table> </td></tr> </table>	Project:	CHV, BSW	Access:	r/w		<b>Description</b>		This bit when reset, enables blend optimization fix. If this bit is set, it disables the blend optimization fix and may exhibit corruption on alpha components in the render target under some conditions.		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>[Default]</td></tr> <tr> <td>1</td><td></td></tr> </tbody> </table>	Value	Name	0	[Default]	1			0	<b>Reserved</b>			<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW
Project:	CHV, BSW																									
Access:	r/w																									
	<b>Description</b>																									
	This bit when reset, enables blend optimization fix. If this bit is set, it disables the blend optimization fix and may exhibit corruption on alpha components in the render target under some conditions.																									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>[Default]</td></tr> <tr> <td>1</td><td></td></tr> </tbody> </table>	Value	Name	0	[Default]	1																				
Value	Name																									
0	[Default]																									
1																										
	0	<b>Reserved</b>																								
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW																						
Project:	CHV, BSW																									

## CAPPOINT

<b>CAPPOINT - CAPPOINT</b>						
Register Space: PCI: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x000000D0						
Size (in bits): 32						
Address: 00034h						
This register points to a linked list of capabilities implemented by this device.						
DWord	Bit	Description				
0	31:8	<b>RESERVED</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved</td><td></td></tr> </table>	Default Value:	000000h	Access:	RO
Default Value:	000000h					
Access:	RO					
Reserved						
	7:0	<b>CAPABILITIES_POINTER</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>D0h</td></tr> <tr> <td>Access:</td><td>R/W Once</td></tr> </table> <p>The first item in the capabilities list is at address D0h (PMCS).  This register is programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be cleared by a Reset.</p>	Default Value:	D0h	Access:	R/W Once
Default Value:	D0h					
Access:	R/W Once					

## CCK\_CTL1

CCK_CTL1 - CCK_CTL1															
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00200000 Size (in bits): 32															
Address: 101100h															
BGF related programming. Note: This register should be the last one written between 10_1100, 10_1104, 10_1108. To be more specific, 10_1100[0] is the last one to be programmed between 10_1100h, 10_1104h and 10_1108h registers. The reason is that CZ clock does not stop on a frequency change and hence the fused values for the CZ clock domain must be the same and not intermittently transition to an invalid value, like all zeros. Changed for CHV, BSW.															
DWord	Bit	Description													
0	31:28	<b>czcount_30ns</b>													
		Default Value:	0h												
		Access:													
		Description													
		This register contains the number of cz clock cycles that it takes to make up 30ns.													
		<table border="1"> <thead> <tr> <th>Frequency (MHz)</th><th>czcount_30ns</th></tr> </thead> <tbody> <tr><td>400</td><td>4'b1011</td></tr> <tr><td>333.333</td><td>4'b1001</td></tr> <tr><td>320</td><td>4'b0001</td></tr> <tr><td>266.667</td><td>4'b0111</td></tr> <tr><td>200</td><td>4'b0101</td></tr> </tbody> </table>		Frequency (MHz)	czcount_30ns	400	4'b1011	333.333	4'b1001	320	4'b0001	266.667	4'b0111	200	4'b0101
Frequency (MHz)	czcount_30ns														
400	4'b1011														
333.333	4'b1001														
320	4'b0001														
266.667	4'b0111														
200	4'b0101														
<table border="1"> <thead> <tr> <th>Frequency (MHz)</th><th>czcount_30ns</th></tr> </thead> <tbody> <tr><td>533.333</td><td>4'b1111</td></tr> <tr><td>466.667</td><td>4'b1101</td></tr> <tr><td>373.333</td><td>4'b1011</td></tr> <tr><td>360</td><td>4'b1010</td></tr> <tr><td>355.556</td><td>4'b1010</td></tr> <tr><td>350</td><td>4'b1010</td></tr> </tbody> </table>		Frequency (MHz)	czcount_30ns	533.333	4'b1111	466.667	4'b1101	373.333	4'b1011	360	4'b1010	355.556	4'b1010	350	4'b1010
Frequency (MHz)	czcount_30ns														
533.333	4'b1111														
466.667	4'b1101														
373.333	4'b1011														
360	4'b1010														
355.556	4'b1010														
350	4'b1010														
<b>Reserved</b>															
Default Value:	0b														
Access:	RO														
Reserved															

## CCK\_CTL1 - CCK\_CTL1

	26:24	<b>WellPUfreq</b>	
		Default Value:	
		000b	
		Access:	
		R/W	
		While Render or Media is being waking up from standby, clocks are allowed to be run for some time for x-contention removal. For CHV, BSW, there is a perceived di/dt risk by running this x-contention removal at full CU2X/CU frequency. This potential issue is amplified for CHV, BSW supports a 1:1 primary gear ratio and having a CU2X clock frequency of upto 2G. <ul style="list-style-type: none"> <li>* 0xx: x-contention removal time will use: CU2X/1 for 2x clock, CU/1 for 1X clock.</li> <li>* 100: x-contention removal time will use a CU/4.</li> <li>* 101: x-contention removal time will use a CU/8.</li> <li>* 110: x-contention removal time will use a CU/16.</li> <li>* 111: x-contention removal time will use a CU/32.</li> </ul>	
		<b>Programming Notes</b>	
		Punit should never program this bitfield to 3'b000 and it should program this to 3'b110.	
	23	<b>CFG1Fuse0</b>	
		Default Value:	
		0b	
		Access:	
		R/W	
		bgfsource_config1fuse0. By default, there is no frequency change. The set of BGF and SS registers are provided by fuses. When frequency change is required, this bit must be set to '1' and Punit/driver must program the remainder of the clock crossing registers. This bit must be last bit written between register 10_1100, 10_1104 and 10_1108. The following registers are affected by this configuration bit: selecting between fuse values and configuration register: 0x10_1100[26:24] 0x10_1100[22:16] 0x10_1104[31:0] 0x10_1108[31:0]	
	22:20	<b>CZ2CU_PTRSEP</b>	
		Default Value:	
		010b	
		Access:	
		R/W	
		bgf_cz2cu_ptrsep. Pointer separation for cz2cu BGF 000 = Pointer separation of 0 001 = Pointer separation of 1 010 = Pointer separation of 2 (Primary) 011 = Pointer separation of 3 (Secondary) 100 = Pointer separation of 4 101 = Pointer separation of 5 110 = Pointer separation of 6 111 = Pointer separation of 7	

## CCK\_CTL1 - CCK\_CTL1

	19	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
		Reserved				
	18:16	<b>CU2CZ_PTRSEP</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>bgf_cu2cz_ptrsep. Pointer separation for cu2cz BGF            000 = Pointer separation of 0            001 = Pointer separation of 1            010 = Pointer separation of 2 (Primary)            011 = Pointer separation of 3 (Secondary)            100 = Pointer separation of 4            101 = Pointer separation of 5            110 = Pointer separation of 6            111 = Pointer separation of 7</p>	Default Value:	0h	Access:	R/W
Default Value:	0h					
Access:	R/W					
	15:9	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
		Reserved				
	8	<b>ClkSquashEn</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Clock Squash Enable. 0 = disabled. 1 = enabled. When this bit is enabled the GFX clock squashing feature is enabled. Clock squashing is only allowed when VNN is set to Vmin.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<b>Programming Notes</b>				
		This field must be zero at all times when in HPLLmode.				
	7:1	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0h	Access:	RO
Default Value:	0h					
Access:	RO					
		Reserved				
	0	<b>DblBufPulse</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>Reading from this register will always return a zero.            Punit will write a one into this bit in order to push the BGF parameters into the double buffer during CPD/clock squah being enabled.            A write to this register bit creates a one clock wide pulse (doublebufferpulse)to the CPunit.</p>	Default Value:	0h	Access:	WO
Default Value:	0h					
Access:	WO					

## CCK\_CTL2

<b>CCK_CTL2 - CCK_CTL2</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 101104h						
CZ and CU ratios for BGFs and for common clock calculations.Changed for CHV, BSW.						
DWord	Bit	Description				
0	31:16	<b>CZ2CU_CUratio</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">0000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>These 16 bits shows the CU part of the BGF ratio between CZ and CU clock domain.      CU_SquashAllow (=CZ2CU_CUratio) must always be less than or equal to CU_SquashWindow.      When ClkSquashEn=0, CU_SquashAllow = CZ2CU_CUratio = CU_SquashWindow.      10_1108h will be dont care when ClkSquashEn=0. The effective/average squashed frequency will be determined by:(CU_SquashAllow/CU_SquashWindow)      When ClkSquashEn=1 and in GPLLmode, 12 &lt;= CZ2CU_CUratio(10_1104[31:16]) &lt;= CU_Squashwindow(10_1108[31:16]) and multiples of 4. Effective CUfrequency = CURatio/(CU Squash Window)      Actual CUfrequency = UnsquashedFrequency*CURatio/(CU Squash Window)      If in GPLLmode, CU2x frequency =      (400/10)*N, where N inside {2,50}      (333/8)*N, where N inside {2,48}      (320/8)*N, where N inside {2,50}      (267/6)*N, where N inside {2,45}      (200/5)*N, where N inside {2,50}      The value programmed into this bitfield will be N*4.      In HPLLmode: CZ2CU_CUratio=720/(INTEGER*2). The HPLLvco (as determined by CCK_FUSE_REG0[1:0]) is divided by an INTEGER=(1,2,3,4,5,6,8,9,10) to create the CU2x frequency. CUclk=CU2xclk/2.</p>	Default Value:	0000h	Access:	R/W
Default Value:	0000h					
Access:	R/W					

## CCK\_CTL2 - CCK\_CTL2

15:0	<b>CZ2CU_CZratio</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>These 16 bits shows the CU part of the BGF ratio between CZ and CU clock domain.  <math>\text{CZ2CU\_CZratio} = \text{UsyncPeriod}/\text{CZperiod}</math></p> <p>In GPLLmode, UsyncPeriod is expected to be <math>(8 * \text{GPLLref\_in\_ns})</math>. GPLLref_in_ns is expected to be      CZperiod*5 for CZ200      CZperiod*6 for CZ266      CZperiod*8 for CZ320      CZperiod*8 for CZ333      CZperiod*10 for CZ400.</p> <p>That makes</p> <ul style="list-style-type: none"> <li><math>\text{CZ2CU\_CZratio} = 8 * 5</math> for CZ200 and GPLL mode.</li> <li><math>\text{CZ2CU\_CZratio} = 8 * 6</math> for CZ266 and GPLL mode.</li> <li><math>\text{CZ2CU\_CZratio} = 8 * 8</math> for CZ320 and GPLL mode.</li> <li><math>\text{CZ2CU\_CZratio} = 8 * 8</math> for CZ333 and GPLL mode.</li> <li><math>\text{CZ2CU\_CZratio} = 8 * 10</math> for CZ400 and GPLL mode.</li> </ul> <p>The above only applies for GPLL mode and when UsyncPeriod = 8*GPLLref, CPunit will internally generate the following signal:  <math>\text{CZ\_Com\_limit} = \text{CZ2CU\_CZratio} - 1</math></p> <p>In HPLLmode: CZ2CU_CZratio=720/(INTEGER*1). The HPLLvco (as determined by CCK_FUSE_REG0[1:0]) is divided by an INTEGER=(1,2,3,4,5,6,8,9,10) to create the CZ frequency.</p>	Default Value:	0000h	Access:	R/W
Default Value:	0000h				
Access:	R/W				

## CCK\_CTL3

CCK_CTL3 - CCK_CTL3			
DWord	Bit	Description	
0	31:16	<b>CU SQUASH WINDOW</b>	
		Default Value: Access:	0000h R/W
This register will always show the number of unsquashed clock cycles in a usync window. $CU\_SquashWindow = UsyncPeriod/Unsquashed\_CUpерiod$ . In GPLLmode, UsyncPeriod is expected to be $(8 * GPLLref\_in\_ns)$ . CUpерiod will be $GPLLref\_in\_ns/Ratio$ . That makes, $CU\_SquashWindow = (8 * GPLLref\_in\_ns) / (GPLLref\_in\_ns/Ratio) = 8 * Ratio$ . Ratio is the multiplier from GPLLref to provide the CU clock frequency. Note: $CU\_SquashWindow = 8 * Ratio$ only applies for GPLL mode when the usync period is $8 * GPLL$ . In HPLLmode, clock squashing is not supported and 10_1100[8] must be zero at all times in HPLLmode.			
	15:0	<b>CU SQUASH INIT</b>	
		Default Value: Access:	8000h R/W
This register is used to move around the location of where the clocks are squashed. For initial design, this is always set to 8000h.			

## CCK\_CTL4

CCK_CTL4 - CCK_CTL4								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32								
Address: 10110Ch								
CZclk 30ns TSV Generation								
DCN requires support for more CZclk frequencies								
DWord	Bit	Description						
0	31:17	<b>SPARE</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000000h	Access:	R/W	Reserved	
Default Value:	00000000h							
Access:	R/W							
Reserved								
16	<b>CZCLK 30ns Mechanism</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This bit defines whether we use the old counter mechanism for generating the 30ns pulse or use this new TSV scheme            0 - Use the old counter mechanism to determine the 30ns pulse (default)            1 - Use the new TSV scheme with the Allow and Window values from this register</p>	Access:	R/W					
Access:	R/W							
15:8	<b>CZclk HPLL VCOS IN 30ns</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These bits determine the window in terms of the number of HPLL VCO clock cycles in 30ns</p>	Access:	R/W					
Access:	R/W							
7:0	<b>CZclk HPLL DIV</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These bits define the integer used to divide HPLLvco to get CZclk</p>	Access:	R/W					
Access:	R/W							

## CLAIM\_ER

CLAIM_ER - CLAIM_ER		
DWord	Bit	Description
0	31	<b>CLAIM_ER_CLR</b> Default Value: 0b Access: WO writing a '1' to this bit clears the CLAIM_ER_CTR, CTR_OVERFLOW and CLAIM_ERROR bit (EIR[0]). A read of this bit always returns 0
	30:17	<b>RESERVED</b> Default Value: 0000h Access: RO Reserved
	16	<b>CTR_OVERFLOW</b> Default Value: 0b Access: RO When set, indicates that the CLAIM_ER_CTR field of this register has overflowed (i.e., claim-error count has reached the value of 65536) The overflow is supplied by the RMBus master.
	15:0	<b>CLAIM_ER_CTR</b> Default Value: 0000h Access: RO

## Clipper Invocation Counter

<b>CL_INVOCATION_COUNT - Clipper Invocation Counter</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1		
Address:		02338h
Valid Projects:		
This register stores the count of objects entering the Clipper stage. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:32	<b>CL Invocation Count Report UDW</b> Number of objects entering the clipper stage. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)
	31:0	<b>CL Invocation Count Report LDW</b> Number of objects entering the clipper stage. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)

## Clipper Primitives Counter

<b>CL_PRIMITIVES_COUNT - Clipper Primitives Counter</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1		
Address:		02340h
Valid Projects:		
This register reflects the total number of primitives that have been output by the clipper. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:32	<b>Clipped Primitives Output Count UDW</b> Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)
	31:0	<b>Clipped Primitives Output Count LDW</b> Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)

## CLKGATE Messaging Register for Clocking Unit

### MSG\_CLKGATE\_GCP - CLKGATE Messaging Register for Clocking Unit

Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Size (in bits):	16
Address:	0802Ch

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. In order to set bit0, for example, the data would be 0x0001\_0001. In order to clear bit0, for example, the data would be 0x0001\_0000. Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit	Description		
0	15:7	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
6	<b>Gate cmclk Acknowledgement (VCS1)</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Gate cmclk Acknowledgement (VCS1)            1'b0 : Clocks are ungated &lt;default&gt;            1'b1 : Clocks are gated</p>	Access:	R/W	
Access:	R/W			
5	<b>Gate cwclk Acknowledgement (WIN)</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Gate cwclk Acknowledgement (WIN)            1'b0 : Clocks are ungated &lt;default&gt;            1'b1 : Clocks are gated</p>	Access:	R/W	
Access:	R/W			
4	<b>Reserved</b>			
3	<b>Gate cfclk Acknowledgement (CS)</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Gate cfclk Acknowledgement (CS)            1'b0 : Clocks are ungated &lt;default&gt;            1'b1 : Clocks are gated</p>	Access:	R/W	
Access:	R/W			
2	<b>Gate cvclk Acknowledgement (VECS)</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Gate cvclk Acknowledgement (VECS)            1'b0 : Clocks are ungated &lt;default&gt;            1'b1 : Clocks are gated</p>	Access:	R/W	
Access:	R/W			
1				

## MSG\_CLKGATE\_GCP - CLKGATE Messaging Register for Clocking Unit

	1	<b>Gate cmclk Acknowledgement (VCS0)</b>
		Access: R/W
		Gate cmclk Acknowledgement (VCS0) 1'b0 : Clocks are ungated <default> 1'b1 : Clocks are gated
	0	<b>Gate crclk Acknowledgement (CS)</b>
		Access: R/W
		Gate crclk Acknowledgement (CS) 1'b0 : Clocks are ungated <default> 1'b1 : Clocks are gated

## CLOCK\_GATE\_DIS1

CLOCK_GATE_DIS1 - CLOCK_GATE_DIS1								
DWord	Bit	Description						
0	31	<b>GIOSF_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>0 = Enable clock gating 1 = Disable clock gating</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	0 = Enable clock gating 1 = Disable clock gating	
Default Value:	0b							
Access:	R/W							
0 = Enable clock gating 1 = Disable clock gating								
30	<b>GPFI_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>0 = Enable clock gating 1 = Disable clock gating</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	0 = Enable clock gating 1 = Disable clock gating		
Default Value:	0b							
Access:	R/W							
0 = Enable clock gating 1 = Disable clock gating								
29	<b>GRMW_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>0 = Enable clock gating 1 = Disable clock gating</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	0 = Enable clock gating 1 = Disable clock gating		
Default Value:	0b							
Access:	R/W							
0 = Enable clock gating 1 = Disable clock gating								
28	<b>GSA_OUTBOUND_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>0 = Enable clock gating 1 = Disable clock gating</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	0 = Enable clock gating 1 = Disable clock gating		
Default Value:	0b							
Access:	R/W							
0 = Enable clock gating 1 = Disable clock gating								
27	<b>GSA_RTN_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>0 = Enable clock gating 1 = Disable clock gating</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	0 = Enable clock gating 1 = Disable clock gating		
Default Value:	0b							
Access:	R/W							
0 = Enable clock gating 1 = Disable clock gating								

## CLOCK\_GATE\_DIS1 - CLOCK\_GATE\_DIS1

	26	<b>GUP_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	25	<b>GWAKE_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	24	<b>GCR_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	23	<b>GBC_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	22	<b>GINT_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	21	<b>GRMBUS_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	20	<b>GCCBCZ_KEYCMP_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating

## CLOCK\_GATE\_DIS1 - CLOCK\_GATE\_DIS1

	19:16	<b>SPARE1</b>
		Default Value: 0h Access: R/W Spare
	15	<b>Reserved</b>
	14	<b>Reserved</b>
	13	<b>Reserved</b>
	12	<b>GSECDISP_DIS</b>
		Default Value: 0b Access: R/W 0 = Enable clock gating 1 = Disable clock gating
	11	<b>GREGDISP_DIS</b>
		Default Value: 0b Access: R/W 0 = Enable clock gating 1 = Disable clock gating
	10	<b>GCTLQ_DIS</b>
		Default Value: 0b Access: R/W 0 = Enable clock gating 1 = Disable clock gating
	9	<b>GMMIO_DIS</b>
		Default Value: 0b Access: R/W 0 = Enable clock gating 1 = Disable clock gating
	8	<b>GCFG_DIS</b>
		Default Value: 0b Access: R/W 0 = Enable clock gating 1 = Disable clock gating
	7:4	<b>SPARE2</b>
		Default Value: 0h Access: R/W Spare

## CLOCK\_GATE\_DIS1 - CLOCK\_GATE\_DIS1

	3:0	<b>CZ_IDLE_TIMER</b>
		Default Value:
		Access:
Gunit CZ domain idle timer count value. Individual Gunit CZ fubs use this as a counter pre-load value. 0 = Idle timer disabled 1 - 15 = After a unit indicates idle, wait this many clocks before gating.		

## CLOCK\_GATE\_DIS2

<b>CLOCK_GATE_DIS2 - CLOCK_GATE_DIS2</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 182064h						
Gunit Clock Gating Disable register2.						
DWord	Bit	Description				
0	31:9	<b>CLKGATE_SPARE</b> <table border="1"> <tr> <td>Default Value:</td><td>000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Spare to be assigned to clock gate disables.</p>	Default Value:	000000h	Access:	R/W
Default Value:	000000h					
Access:	R/W					
<b>GPMH_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>New for CHV, BSW 0 = Enable clock gating 1 = Disable clock gating</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b					
Access:	R/W					
7	<b>ATOMICS_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>New for CHV, BSW 0 = Enable clock gating 1 = Disable clock gating</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
<b>IOSFSB_P_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>New for CHV, BSW 0 = Enable clock gating 1 = Disable clock gating</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b					
Access:	R/W					
5	<b>IOSFSB_DIS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>New for CHV, BSW 0 = Enable clock gating 1 = Disable clock gating</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					

## CLOCK\_GATE\_DIS2 - CLOCK\_GATE\_DIS2

	4	<b>GARB_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	3	<b>GMAP_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	2	<b>Reserved</b>
	1	<b>GRDDATBUF_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating
	0	<b>GWRDATQ_DIS</b>
		Default Value: 0b
		Access: R/W
		0 = Enable clock gating 1 = Disable clock gating

## Clock gate and clear EU metrics

<b>EUMETRICSCLEAR - Clock gate and clear EU metrics</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 138198h				
EU Metrics Clear				
DWord	Bit	Description		
0	31:1	<b>Reserved</b> Default Value: 00000000h Access: RO Reserved		
0	0	<b>Clear EU Metrics</b> Default Value: 0b Access: R/W		
		For Cdyn optimization, when this bit is set to one, all of the 13 counters are clock gated. Then, after setting it to '0(zero), On the falling edge of EUMetricsClr, all of the 13 counters are reset to zero and counting resumes.		
<b>Event Name</b> <b>Units</b> <b>Maximum per cycle (average)</b> <b>Metric</b> <b>Comments</b>				
event0: ss0_gpm_sampler_active_igpa	1 = 1 sampler busy in this sub-slice.	1 sampler busy in this sub-slice.	Sampler busy per sub-slice	Measures sampler utilization (i.e, sampler not idle)
event1: ss1_gpm_sampler_active_igpa	1 = 1 sampler busy in this sub-slice.	1 sampler busy in this sub-slice.	Sampler busy per sub-slice	Measures sampler utilization (i.e, sampler not idle)
event2: tdl0_gpm_eu_stall	1 = 32 EUs stalled on this sub-slice.	8 EUs stalled on this sub-slice.	EU stall per sub-slice	Measures EU stalls
event3: tdl1_gpm_eu_stall	1 = 32 EUs stalled on this sub-slice.	8 EUs stalled on this sub-slice.	EU stall per sub-slice	Measures EU stalls

## EUMETRICSCLEAR - Clock gate and clear EU metrics

		event4: tdl0_gpm_ipc_count	1 = 32 instructions executed on this sub-slice.	16 instructions executed on this sub-slice.	IPC per sub-slice	Measures EU utilization: 0, 1, or 2 counts per clock per EU
		event5: tdl1_gpm_ipc_count	1 = 32 instructions executed on this sub-slice.	16 instructions executed on this sub-slice.	IPC per sub-slice	Measures EU utilization: 0, 1, or 2 counts per clock per EU
		event6: tdl0_gpm_threads_allocated	1 = 64 threads allocated in this sub-slice.	56 threads allocated in this sub-slice.	Thread allocated per sub-slice	Measures the threads allocated
		event7: tdl1_gpm_threads_allocated	1 = 64 threads allocated in this sub-slice.	56 threads allocated in this sub-slice.	Thread allocated per sub-slice	Measures the threads allocated
		event8: tdl0_gpm_eu_stall_sampler	1 = 64 EUs stalled by sampler in this sub-slice.	56 threads stalled by sampler in this sub-slice.	Placeholder for EUstallTime by sampler per sub-slice	Measures how much of eu stalls are due to sampler
		event9: tdl1_gpm_eu_stall_sampler	1 = 64 EUs stalled by sampler in this sub-slice.	56 threads stalled by sampler in this sub-slice.	Placeholder for EUstallTime by sampler per sub-slice	Measures how much of eu stalls are due to sampler
		event10: tdl0_gpm_eu_not_idle	1 = 32 EUs not idle in this sub-slice.	8 EUs not idle in this sub-slice.	Clocks any EU is not idle per sub-slice	Measures EU utilization (i.e, EU not idle)
		event11: tdl1_gpm_eu_not_idle	1 = 32 EUs not idle in this sub-slice.	8 EUs not idle in this sub-slice.	Clocks any EU is not idle per sub-slice	Measures EU utilization (i.e, EU not idle)
		event12: constant_one	1			one clock cycle toggles.

## Clock Gating Messages

CGMSG - Clock Gating Messages				
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000</p>	Access:	RO
Access:	RO			
	15:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
Access:	RO			
	6	<p><b>Media 1 Clock gating control message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Gate Media 1 (2nd Vbox) Clock Message : '0' : Media 1 Clock Un-gate Request (un-gates the cmclk clock in the 2n Media block) '1' : Media 1 Clock Gate Request (gates the cmclk clock in the 2nd Media block)</p>	Access:	R/W
Access:	R/W			
	5	<p><b>WIDI Clock Gating control Message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Gate WIDI Clock Message : '0' : WIDI Clock Un-gate Request (un-gates the cwclk clock) '1' : WIDI Clock Gate Request (gates the cwclk clock)</p>	Access:	R/W
Access:	R/W			
	4	<p><b>Reserved</b></p>		
	3	<p><b>Fix Function Clock gating Control Message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Gate Fix Clock Message : '0' : Fix Clock Un-gate Request (un-gates the cfclk/cf2xclk clock) '1' : Fix Clock Gate Request (gates the cfclk/cf2xclk clock)</p>	Access:	R/W
Access:	R/W			
	2	<p><b>VEbox Clock gating Control message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Gate VE-box Clock Message : '0' : VEbox Clock Un-gate Request (un-gates the cvclk clock) '1' : VEbox Clock Gate Request (gates the cvclk clock)</p>	Access:	R/W
Access:	R/W			

## CGMSG - Clock Gating Messages

	1	<b>Media 0 Clock Gating Control Message</b>	
		Access:	R/W
		Gate Media Clock Message :	
		'0' : Media 0 Clock Un-gate Request (un-gates the cmclk clock)	
		'1' : Media 0 Clock Gate Request (gates the cmclk clock)	
	0	<b>Row Clock Gating Control Message</b>	
		Access:	R/W
		Gate Row Clocks Message :	
		'0' : Row Clock Un-gate Request (un-gates the crclk and cr2xclk clocks)	
		'1' : Row Clock Gate Request (gates the crclk and cr2xclk clocks)	

## Color/Depth Write FIFO Watermarks

CZWMRK - Color/Depth Write FIFO Watermarks				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1				
Address: 04060h				
This register is directly mapped to the current Virtual Addresses in the MTTLB (Texture and constant cache TLB).				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
23:18	<b>Color Wr Burst Size</b> This is the maximum size of the requests burst, from the last High Watermark trip, before reevaluating the High Watermark again.			
17:16	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
15:12	<b>Color Wr FIFO High Watermark</b> This is the number of accumulated Color writes that will trigger a Burst of Z Writes.			
11:6	<b>Z Wr Burst Size</b> This is the maximum size of the requests burst, from the last High Watermark trip, before reevaluating the High Watermark again.			
5:4	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
3:0	<b>Z Wr FIFO High Watermark</b> This is the number of accumulated Depth writes that will trigger a Burst of Z Writes.			

## Configuration Register0 for RPMinit

CONFIG0 - Configuration Register0 for RPMinit								
DWord	Bit	Description						
0	31	<p><b>Lock for RW/L Fields in this Register</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">0 = Bits of CONFIG0 register are R/W. 1 = All bits of CONFIG0 register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.</td></tr> </table>	Access:	R/W Lock	0 = Bits of CONFIG0 register are R/W. 1 = All bits of CONFIG0 register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.			
Access:	R/W Lock							
0 = Bits of CONFIG0 register are R/W. 1 = All bits of CONFIG0 register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.								
	30:0	<p><b>Placeholder Bits</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">Placeholder bits for implementation or ECO loops.</td></tr> </table>	Project:	CHV, BSW	Access:	R/W Lock	Placeholder bits for implementation or ECO loops.	
Project:	CHV, BSW							
Access:	R/W Lock							
Placeholder bits for implementation or ECO loops.								

## Configuration Register1 for RPMunit

CONFIG1 - Configuration Register1 for RPMunit							
Register Space: MMIO: 0/2/0							
Project: CHV, BSW							
Default Value: 0x00000000							
Size (in bits): 32							
Address: 00D04h							
Lock bit LOCK applies to all RW/L fields in this register. Lock is overridden during context restore.							
DWord	Bit	Description					
0	31	<p><b>Lock for RW/L Fields in this Register</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">0 = Bits of CONFIG0 register are R/W. 1 = All bits of CONFIG0 register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.</td></tr> </table>	Access:	R/W Lock	0 = Bits of CONFIG0 register are R/W. 1 = All bits of CONFIG0 register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.		
Access:	R/W Lock						
0 = Bits of CONFIG0 register are R/W. 1 = All bits of CONFIG0 register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.							
30:0	<p><b>Placeholder Bits</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">Placeholder bits for implementation or ECO loops.</td></tr> </table>	Project:	CHV, BSW	Access:	R/W Lock	Placeholder bits for implementation or ECO loops.	
Project:	CHV, BSW						
Access:	R/W Lock						
Placeholder bits for implementation or ECO loops.							

## Configuration Register for RCPunit

<b>RCPCONFIG - Configuration Register for RCPunit</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Default Value: 0x0000000F						
Size (in bits): 32						
Address: 00D08h						
Unit Level Clock Gating Control Registers						
DWord	Bit	Description				
0	31:5	<p><b>Placeholder Bits</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td colspan="2">Placeholder bits for implementation or ECO loops.</td></tr> </table>	Access:	R/W Lock	Placeholder bits for implementation or ECO loops.	
Access:	R/W Lock					
Placeholder bits for implementation or ECO loops.						
4	<b>Reserved</b>					
3	<p><b>RPMunit Clock Gating Disable in Uncore Well</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Clock Gating Disable Control:            '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality).            '1': Clock Gating Disabled. (i.e., clocks are toggling, always) (DEFAULT).</p>	Default Value:	1b	Access:	R/W	
Default Value:	1b					
Access:	R/W					
2	<p><b>MGSRunit Clock Gating Disable in Uncore Well</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Clock Gating Disable Control:            '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality).            '1': Clock Gating Disabled. (i.e., clocks are toggling, always) (DEFAULT).</p>	Default Value:	1b	Access:	R/W	
Default Value:	1b					
Access:	R/W					
1	<p><b>MDRBunit Clock Gating Disable in Uncore Well</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Clock Gating Disable Control:            '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality).            '1': Clock Gating Disabled. (i.e., clocks are toggling, always) (DEFAULT).</p>	Default Value:	1b	Access:	R/W	
Default Value:	1b					
Access:	R/W					

## RPCCONFIG - Configuration Register for RCPunit

0 MCRunit Clock Gating Disable in Uncore Well	
Default Value:	1b
Access:	R/W
Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality). '1': Clock Gating Disabled. (i.e., clocks are toggling, always) (DEFAULT).	

## Context Load Protocol Register BLT

BLT_CTX_LD_PRTCL - Context Load Protocol Register BLT		
DWord	Bit	Description
0	31:16	<b>Mask Bits</b> Default Value: 0000h Access: RO
	15	<b>Context Load Protocol Register - BCS 15</b> Default Value: 0b Access: R/W For Future Use. This bit is self clear.
	14	<b>Context Load Protocol Register - BCS 14</b> Default Value: 0b Access: R/W For Future Use. This bit is self clear.
	13	<b>Context Load Protocol Register - BCS 13</b> Default Value: 0b Access: R/W For Future Use. This bit is self clear.
	12	<b>Context Load Protocol Register - BCS 12</b> Default Value: 0b Access: R/W For Future Use. This bit is self clear.
	11	<b>Context Load Protocol Register - BCS 11</b> Default Value: 0b Access: R/W For Future Use. This bit is self clear.

## BLT\_CTX\_LD\_PRTCL - Context Load Protocol Register BLT

	10	<b>Context Load Protocol Register - BCS 10</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	9	<b>Context Load Protocol Register - BCS 9</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	8	<b>Context Load Protocol Register - BCS 8</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	7	<b>Context Load Protocol Register - BCS 7</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	6	<b>Context Load Protocol Register - BCS 6</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	5	<b>Context Load Protocol Register - BCS 5</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	4	<b>Context Load Protocol Register - BCS 4</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	3	<b>Context Load Protocol Register - BCS 3</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							

<b>BLT_CTX_LD_PRTCL - Context Load Protocol Register BLT</b>						
		Bit 3 = Context Complete. Only valid with Bit 2 asserted and indicates whether the context switching out as complete vs. incomplete. This bit is self clear.				
	2	<p><b>Context Load Protocol Register - BCS 2</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by BCS)</p> <p>Bit 2 = Request from BCS to GAM for context save readiness. GAM will acknowledge appropriated steps taken.</p> <p>This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	1	<p><b>Context Load Protocol Register - BCS 1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by BCS)</p> <p>Bit 1 = Context Launched.</p> <p>This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	0	<p><b>Context Load Protocol Register - BCS 0</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by BCS)</p> <p>Bit 0 = Context Available.</p> <p>This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## Context Load Protocol Register CS

GFX_CTX_LD_PRTCL - Context Load Protocol Register CS						
DWord	Bit	Description				
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15	<b>Context Load Protocol Register - CS 15</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	14	<b>Context Load Protocol Register - CS 14</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	13	<b>Context Load Protocol Register - CS 13</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	12	<b>Context Load Protocol Register - CS 12</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	11	<b>Context Load Protocol Register - CS 11</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## GFX\_CTX\_LD\_PRTCL - Context Load Protocol Register CS

	10	<b>Context Load Protocol Register - CS 10</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	9	<b>Context Load Protocol Register - CS 9</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	8	<b>Context Load Protocol Register - CS 8</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	7	<b>Context Load Protocol Register - CS 7</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	6	<b>Context Load Protocol Register - CS 6</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	5	<b>Context Load Protocol Register - CS 5</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	4	<b>Context Load Protocol Register - CS 4</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		<p>For Future Use. This bit is self clear.</p>						
	3	<b>Context Load Protocol Register - CS 3</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							

## GFX\_CTX\_LD\_PRTCL - Context Load Protocol Register CS

		Bit 3 = Context Complete. Only valid with Bit 2 asserted and indicates whether the context switching out as complete vs. incomplete. This bit is self clear.				
2	<b>Context Load Protocol Register - CS 2</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Context Load Protocol Register (Written by CS) Bit 2 = Request from CS to GAM for context save readiness. GAM will acknowledge appropriated steps taken. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
1	<b>Context Load Protocol Register - CS 1</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Context Load Protocol Register (Written by CS) Bit 1 = Context Launched. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
0	<b>Context Load Protocol Register - CS 0</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Context Load Protocol Register (Written by CS) Bit 0 = Context Available. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## Context Load Protocol Register VCS0

<b>MFX0_CTX_LD_PRTCL - Context Load Protocol Register VCS0</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000 CHV, BSW	
Size (in bits):	32	
Address:	04008h	
DWord	Bit	Description
0	31:16	<b>Mask Bits</b>
		Default Value: 0000h
		Access: RO
	15	<b>Context Load Protocol Register - VCS0 15</b>
		Default Value: 0b
		Access: R/W
		For Future Use. This bit is self clear.
0	14	<b>Context Load Protocol Register - VCS0 14</b>
		Default Value: 0b
		Access: R/W
		For Future Use. This bit is self clear.
	13	<b>Context Load Protocol Register - VCS0 13</b>
		Default Value: 0b
		Access: R/W
0		For Future Use. This bit is self clear.
	12	<b>Context Load Protocol Register - VCS0 12</b>
		Default Value: 0b
		Access: R/W
		For Future Use. This bit is self clear.
	11	<b>Context Load Protocol Register - VCS0 11</b>
		Default Value: 0b
		Access: R/W
		For Future Use. This bit is self clear.

## MFX0\_CTX\_LD\_PRTCL - Context Load Protocol Register VCS0

	10	<b>Context Load Protocol Register - VCS0 10</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	9	<b>Context Load Protocol Register - VCS0 9</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	8	<b>Context Load Protocol Register - VCS0 8</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	7	<b>Context Load Protocol Register - VCS0 7</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	6	<b>Context Load Protocol Register - VCS0 6</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	5	<b>Context Load Protocol Register - VCS0 5</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	4	<b>Context Load Protocol Register - VCS0 4</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				

## MFX0\_CTX\_LD\_PRTCL - Context Load Protocol Register VCS0

	3	<b>Context Load Protocol Register - VCS0 3</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit 3 = Context Complete. Only valid with Bit 2 asserted and indicates whether the context switching out as complete vs. incomplete. This bit is self clear.</p>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							
	2	<b>Context Load Protocol Register - VCS0 2</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by VCS0) Bit 2 = Request from VCS0 to GAM for context save readiness. GAM will acknowledge appropriated steps taken. This bit is self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	1	<b>Context Load Protocol Register - VCS0 1</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by VCS0) Bit 1 = Context Launched. This bit is self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	0	<b>Context Load Protocol Register - VCS0 0</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by VCS0) Bit 0 = Context Available. This bit is self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							

## Context Load Protocol Register VCS1

<b>MFX1_CTX_LD_PRTCL - Context Load Protocol Register VCS1</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 CHV, BSW Size (in bits): 32						
Address: 0400Ch						
DWord	Bit	Description				
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
15	<b>Context Load Protocol Register - VCS1 15</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
14	<b>Context Load Protocol Register - VCS1 14</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
13	<b>Context Load Protocol Register - VCS1 13</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
12	<b>Context Load Protocol Register - VCS1 12</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
11	<b>Context Load Protocol Register - VCS1 11</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					

## MFX1\_CTX\_LD\_PRTCL - Context Load Protocol Register VCS1

	10	<b>Context Load Protocol Register - VCS1 10</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	9	<b>Context Load Protocol Register - VCS1 9</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	8	<b>Context Load Protocol Register - VCS1 8</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	7	<b>Context Load Protocol Register - VCS1 7</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	6	<b>Context Load Protocol Register - VCS1 6</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	5	<b>Context Load Protocol Register - VCS1 5</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				
	4	<b>Context Load Protocol Register - VCS1 4</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>For Future Use. This bit is self clear.</p>				

## MFX1\_CTX\_LD\_PRTCL - Context Load Protocol Register VCS1

	3	<b>Context Load Protocol Register - VCS1 3</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit 3 = Context Complete. Only valid with Bit 2 asserted and indicates whether the context switching out as complete vs. incomplete. This bit is self clear.</p>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							
	2	<b>Context Load Protocol Register - VCS1 2</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by VCS1) Bit 2 = Request from VCS1 to GAM for context save readiness. GAM will acknowledge appropriated steps taken. This bit is self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	1	<b>Context Load Protocol Register - VCS1 1</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by VCS1) Bit 1 = Context Launched This bit is self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	0	<b>Context Load Protocol Register - VCS1 0</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Context Load Protocol Register (Written by VCS1) Bit 0 = Context Available. This bit is self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							

## Context Load Protocol Register VEBX

VEBX_CTX_LD_PRTCL - Context Load Protocol Register VEBX						
DWord	Bit	Description				
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15	<b>Context Load Protocol Register - VEBX 15</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	14	<b>Context Load Protocol Register - VEBX 14</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	13	<b>Context Load Protocol Register - VEBX 13</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	12	<b>Context Load Protocol Register - VEBX 12</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	11	<b>Context Load Protocol Register - VEBX 11</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## VEBX\_CTX\_LD\_PRTCL - Context Load Protocol Register VEBX

	10	<b>Context Load Protocol Register - VEBX 10</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	9	<b>Context Load Protocol Register - VEBX 9</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	8	<b>Context Load Protocol Register - VEBX 8</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	7	<b>Context Load Protocol Register - VEBX 7</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	6	<b>Context Load Protocol Register - VEBX 6</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	5	<b>Context Load Protocol Register - VEBX 5</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	4	<b>Context Load Protocol Register - VEBX 4</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## VEBX\_CTX\_LD\_PRTCL - Context Load Protocol Register VEBX

	3	<b>Context Load Protocol Register - VEBX 3</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							
		Bit 3 = Context Complete. Only valid with Bit 2 asserted and indicates whether the context switching out as complete vs. incomplete. This bit is self clear.						
	2	<b>Context Load Protocol Register - VEBX 2</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		Context Load Protocol Register (Written by VEBX) Bit 2 = Request from VEBX to GAM for context save readiness. GAM will acknowledge appropriated steps taken. This bit is self clear.						
	1	<b>Context Load Protocol Register - VEBX 1</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		Context Load Protocol Register (Written by VEBX) Bit 1 = Context Launched. This bit is self clear.						
	0	<b>Context Load Protocol Register - VEBX 0</b>						
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
		Context Load Protocol Register (Written by VEBX) Bit 0 = Context Available. This bit is self clear.						

## Context Restore Request To TDL

TDL_CONTEXT_RESTORE - Context Restore Request To TDL							
DWord	Bit	Description					
0	31:17	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ						
16	<b>Context Restore Mask</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Bit 0 and bit 16 both need to be 1 for Context restore request</td> </tr> </tbody> </table>	Value	Name	Description	1		Bit 0 and bit 16 both need to be 1 for Context restore request
Value	Name	Description					
1		Bit 0 and bit 16 both need to be 1 for Context restore request					
15:1	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
0	<b>Context Restore</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Bit 0 and bit 16 both need to be 1 for Context restore request</td> </tr> </tbody> </table>	Value	Name	Description	1		Bit 0 and bit 16 both need to be 1 for Context restore request
Value	Name	Description					
1		Bit 0 and bit 16 both need to be 1 for Context restore request					

## Context Save Request To TDL

TDL_CONTEXT_SAVE - Context Save Request To TDL								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: WO Size (in bits): 32								
Address: 0E4FCh Valid Projects: CHV, BSW								
DWord	Bit	Description						
0	31:17	<b>Reserved</b>						
		Format:	MBZ					
	16	<b>Context Save Mask</b>						
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1</td><td></td><td>Bit 0 and Bit 16 both need to be '1' for Context Save Request</td></tr> </tbody> </table>		Value	Name	Description	1	
Value	Name	Description						
1		Bit 0 and Bit 16 both need to be '1' for Context Save Request						
	15:1	<b>Reserved</b>						
		Format:	MBZ					
	0	<b>Context Save</b>						
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1</td><td></td><td>Bit 0 and Bit 16 both need to be '1' for Context Save Request</td></tr> </tbody> </table>		Value	Name	Description	1	
Value	Name	Description						
1		Bit 0 and Bit 16 both need to be '1' for Context Save Request						

## Context Sizes

CXT_SIZE - Context Sizes		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x05655582 Access: R/W Size (in bits): 32 Trusted Type: 1  Address: 021A8h		
The actual size of a logical rendering context is the amount of data stored/restored during a context switch and is measured in 64B cache lines.		
This register will be power context save/restored. Note that this register will default to the correct value, so software should not have to modify it.		
DWord	Bit	Description
0	31:27	<b>Reserved</b> Format: MBZ
	26:24	<b>Ring Context Size</b> Default Value: 5h This field indicates the Ring context data that needs to be save/restored.
	23:16	<b>Render Context Size</b> Default Value: 65h This field indicates the size of the render context data that needs to be save/restored when extended mode is not enabled for a context; this also excludes VF, VFE, and URB context size.
	15:8	<b>SOL Context Offset</b> Default Value: 55h This field indicates the cacheline aligned offset of the SOL context in the render context image starting from Ring Context. Note that in exelist of scheduling Ring context itself is at 4KB offset from LRCA.
	7:0	<b>VF and VFE State Context Size</b> Default Value: 82h This field indicates the amount of VF and VFE unit data context save/restored in cachelines.

## Context Status Buffer Contents

CTXT_ST_BUF - Context Status Buffer Contents		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	384	
Trusted Type:	1	
Address:	02370h-0239Fh	
Name:	Context Status Buffer Contents	
ShortName:	CTXT_ST_BUF_RCSUNIT	
Address:	12370h-1239Fh	
Name:	Context Status Buffer Contents	
ShortName:	CTXT_ST_BUF_VCSUNIT0	
Address:	1A370h-1A39Fh	
Name:	Context Status Buffer Contents	
ShortName:	CTXT_ST_BUF_VECSUNIT	
Address:	1C370h-1C39Fh	
Name:	Context Status Buffer Contents	
ShortName:	CTXT_ST_BUF_VCSUNIT1	
Address:	22370h-2239Fh	
Name:	Context Status Buffer Contents	
ShortName:	CTXT_ST_BUF_BCSUNIT	
Contents of the ExecList 0 in HW.		
<b>Programming Notes</b>		
This structure contains the Context Switch status locations Context Status 0 to Context Status 5.		
DWord	Bit	Description
0	63:32	<b>Context Status 0 UDW</b> Format: Context Status CHV, BSW
	31:0	<b>Context Status 0 LDW</b> Format: Context Status CHV, BSW
1	63:32	<b>Context Status 1 UDW</b> Format: Context Status CHV, BSW

<b>CTXT_ST_BUF - Context Status Buffer Contents</b>			
	31:0	<b>Context Status 1 LDW</b>	
2	63:32	<b>Context Status 2 UDW</b>	
	31:0	<b>Context Status 2 LDW</b>	
3	63:32	<b>Context Status 3 UDW</b>	
	31:0	<b>Context Status 3 LDW</b>	
4	63:32	<b>Context Status 4 UDW</b>	
	31:0	<b>Context Status 4 LDW</b>	
5	63:32	<b>Context Status 5 UDW</b>	
	31:0	<b>Context Status 5 LDW</b>	

## Control Register for Power Management

WAIT_FOR_RC6_EXIT - Control Register for Power Management				
DWord	Bit	Description		
	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]
Format:	Mask[15:0]			
	15:14	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			

## WAIT\_FOR\_RC6\_EXIT - Control Register for Power Management

0  This register gets power context save/restored. Bit[0] contents of this register doesn't get save/restored.	13	<p><b>Selective Read Addressing Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td><td style="padding: 2px;">CHV, BSW</td></tr> </table> <p>This field controls the outbound read request originating from Render Command Streamer. This field enables to read the MMIO register from selected unit in a given slice and sub-slice instead of multicasting the read cycle to all slices/sub-slices.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0e0;">Value</th><th style="text-align: center; background-color: #e0e0e0;">Name</th><th style="text-align: center; background-color: #e0e0e0;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;"><b>[Default]</b></td><td style="padding: 2px;">Lowest Slice and Lowest Sub-Slice Enabled. Ex: Slice-0, Sub-Slice-0 are the lowest in GT.</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">Selective Unit Enabled</td><td style="padding: 2px;">Unit selected based on <b>Selective Read Slice Select</b> and <b>Selective Read Sub-Slice Select</b>.</td></tr> </tbody> </table>	Project:	CHV, BSW	Value	Name	Description	0h	<b>[Default]</b>	Lowest Slice and Lowest Sub-Slice Enabled. Ex: Slice-0, Sub-Slice-0 are the lowest in GT.	1h	Selective Unit Enabled	Unit selected based on <b>Selective Read Slice Select</b> and <b>Selective Read Sub-Slice Select</b> .	
Project:	CHV, BSW													
Value	Name	Description												
0h	<b>[Default]</b>	Lowest Slice and Lowest Sub-Slice Enabled. Ex: Slice-0, Sub-Slice-0 are the lowest in GT.												
1h	Selective Unit Enabled	Unit selected based on <b>Selective Read Slice Select</b> and <b>Selective Read Sub-Slice Select</b> .												
	12:11	<p><b>Selective Read Slice Select</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td><td style="padding: 2px;">CHV, BSW</td></tr> </table> <p>This field selects the slice from which the read return data value has to be considered when <b>Selective Read Addressing Enable</b> is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a slice that is disabled or not supported by GT.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0e0;">Value</th><th style="text-align: center; background-color: #e0e0e0;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">00b</td><td style="padding: 2px;">Slice-0</td></tr> <tr> <td style="padding: 2px;">01b</td><td style="padding: 2px;">Slice-1</td></tr> <tr> <td style="padding: 2px;">10b</td><td style="padding: 2px;">Slice-2</td></tr> <tr> <td style="padding: 2px;">11b</td><td style="padding: 2px;">Reserved</td></tr> </tbody> </table>	Project:	CHV, BSW	Value	Name	00b	Slice-0	01b	Slice-1	10b	Slice-2	11b	Reserved
Project:	CHV, BSW													
Value	Name													
00b	Slice-0													
01b	Slice-1													
10b	Slice-2													
11b	Reserved													
	10:9	<p><b>Selective Read Sub-Slice Select</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td><td style="padding: 2px;">CHV, BSW</td></tr> </table> <p>This field selects the sub-slice from which the read return data value has to be considered when <b>Selective Read Addressing Enable</b> is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a sub-slice that is disabled or not supported by GT.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0e0;">Value</th><th style="text-align: center; background-color: #e0e0e0;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">00b</td><td style="padding: 2px;">Sub Slice-0</td></tr> <tr> <td style="padding: 2px;">01b</td><td style="padding: 2px;">Sub Slice-1</td></tr> <tr> <td style="padding: 2px;">10b</td><td style="padding: 2px;">Sub Slice-2</td></tr> <tr> <td style="padding: 2px;">11b</td><td style="padding: 2px;">Reserved</td></tr> </tbody> </table>	Project:	CHV, BSW	Value	Name	00b	Sub Slice-0	01b	Sub Slice-1	10b	Sub Slice-2	11b	Reserved
Project:	CHV, BSW													
Value	Name													
00b	Sub Slice-0													
01b	Sub Slice-1													
10b	Sub Slice-2													
11b	Reserved													

## **WAIT\_FOR\_RC6\_EXIT - Control Register for Power Management**

	8	<p><b>Render Inhibit</b></p> <table border="1"> <tr> <td>Format:</td><td>Disable</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disabled [<b>D</b> <b>efault</b>]</td><td>When not Set CS doesn't take any special action.</td></tr> <tr> <td>1h</td><td>Enabled</td><td>When Set CS will not save/restore render context as part of power context save/restore. Render context includes RS context as well if enabled.</td></tr> </tbody> </table> <p><b>Programming Notes</b></p> <p>If this bit is set S/W should set Resource Streamer Context Enable (Bit[7] of this register )as well.</p>	Format:	Disable	Value	Name	Description	0h	Disabled [ <b>D</b> <b>efault</b> ]	When not Set CS doesn't take any special action.	1h	Enabled	When Set CS will not save/restore render context as part of power context save/restore. Render context includes RS context as well if enabled.
Format:	Disable												
Value	Name	Description											
0h	Disabled [ <b>D</b> <b>efault</b> ]	When not Set CS doesn't take any special action.											
1h	Enabled	When Set CS will not save/restore render context as part of power context save/restore. Render context includes RS context as well if enabled.											
	7	<p><b>Resource Streamer Context Enable</b></p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1h</td><td>Disable</td><td>The current context does not include the resource streamer context</td></tr> <tr> <td>0h</td><td>Enable [<b>Defau</b> <b>lt</b>]</td><td>The current context does include the resource streamer context.</td></tr> </tbody> </table>	Format:	Enable	Value	Name	Description	1h	Disable	The current context does not include the resource streamer context	0h	Enable [ <b>Defau</b> <b>lt</b> ]	The current context does include the resource streamer context.
Format:	Enable												
Value	Name	Description											
1h	Disable	The current context does not include the resource streamer context											
0h	Enable [ <b>Defau</b> <b>lt</b> ]	The current context does include the resource streamer context.											
	6	<p><b>Selective Write Addressing Enable</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table> <p>This field controls the outbound write request on message channel originating from Render Command Streamer on executing MI_LOAD_REGISTER_IMM, MI_LOAD_REGISTER_REG and MI_LOAD_REGISTER_MEM commands. Setting this field doesn't affect the execution of MI_LOAD_REGISTER_IMM command from context image during context restore. This field enables to direct the message channel write cycle to the unit in the selected slice and sub-slice instead of multicasting it to all the instances of the unit in all the slices and sub-slices.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Multi Cast [<b>Default</b>]</td><td></td></tr> <tr> <td>1h</td><td>Selective Unit Enabled</td><td>Unit selected based on <b>Selective Write Slice Select</b> and <b>Selective Write Sub-Slice Select</b>.</td></tr> </tbody> </table>	Project:	CHV, BSW	Value	Name	Description	0h	Multi Cast [ <b>Default</b> ]		1h	Selective Unit Enabled	Unit selected based on <b>Selective Write Slice Select</b> and <b>Selective Write Sub-Slice Select</b> .
Project:	CHV, BSW												
Value	Name	Description											
0h	Multi Cast [ <b>Default</b> ]												
1h	Selective Unit Enabled	Unit selected based on <b>Selective Write Slice Select</b> and <b>Selective Write Sub-Slice Select</b> .											

## WAIT\_FOR\_RC6\_EXIT - Control Register for Power Management

	5:4	<b>Selective Write Slice Select</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Project:</td> <td style="padding: 2px;">CHV, BSW</td> </tr> </table> <p>This field selects the slice to which the write has to be done when <b>Selective Write Addressing Enable</b> is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a slice that is disabled or not supported by GT.</p>	Project:	CHV, BSW
Project:	CHV, BSW			
<b>Value</b>				
00b				
01b				
10b				
11b				
<b>Name</b>				
Slice-0				
Slice-1				
Slice-2				
Reserved				
	3:2	<b>Selective Write Sub-Slice Select</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Project:</td> <td style="padding: 2px;">CHV, BSW</td> </tr> </table> <p>This field selects the Sub-Slice to which the write has to be done when <b>Selective Write Addressing Enable</b> is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a sub-slice that is disabled or not supported by GT.</p>	Project:	CHV, BSW
Project:	CHV, BSW			
<b>Value</b>				
00b				
01b				
10b				
11b				
<b>Name</b>				
Sub Slice-0				
Sub Slice-1				
Sub Slice-2				
Reserved				
	1	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	0	<b>WAIT FOR RC6 EXIT</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Disable</td> </tr> </table>	Format:	Disable
Format:	Disable			
<b>Value</b>				
0h				
Disabled [Default]				
When not Set CS doesn't take any action.				
1h				
Enabled				
When Set CS will stop on the next appropriate command boundary and will initiate IDLE sequence with PM.				
<b>Description</b>				
<b>Programming Notes</b>				
<p>WAIT_FOR_RC6_EXIT functionality is only supported in ring buffer mode of scheduling and not supported in execlist mode of scheduling.</p>				

## Count Active Channels Dispatched

<b>TS_GPGPU_THREADS_DISPATCHED - Count Active Channels Dispatched</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1						
Address: 02290h						
This register is used to count the number of active channels that TS sends for dispatch. For each dispatch the active bits in the execution mask are summed and added to this register. This register is reset when a write occurs to 2290h						
DWord	Bit	Description				
0	63:32	<p><b>GPGPU_THREADS_DISPATCHED UDW</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.</td></tr> </table>	Format:	U32	This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.	
Format:	U32					
This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.						
31:0	<p><b>GPGPU_THREADS_DISPATCHED LDW</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.</td></tr> </table>	Format:	U32	This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.		
Format:	U32					
This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.						

## CS Context Timestamp Count

CS_CTX_TIMESTAMP - CS Context Timestamp Count						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	RenderCS					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	023A8h					
<p>This register provides a mechanism to obtain cumulative run time of a GPU context on HW. This register gets context save/restored on a context switch. SW must reset this register on very first submission of a context to HW, then afterwards gets context save/restored maintaining the cumulative run time of the corresponding context. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register gets reset on an engine reset.</p> <p>This register is context save restore on a context switch. The time to execute the context switch is included in the CS_CTX_TIMESTAMP register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Timestamp Value</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This register increments for every 80 ns of time.</td></tr> </table>	Format:	U32	This register increments for every 80 ns of time.	
Format:	U32					
This register increments for every 80 ns of time.						

## CS General Purpose Register

<b>CS_GPR - CS General Purpose Register</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	RenderCS
Default Value:	0x00000000, 0x00000000
Access:	R/W
Size (in bits):	64
Address:	02600h
Name:	CS General Purpose Register 0
ShortName:	CS_GPR_R_0
Address:	02608h
Name:	CS General Purpose Register 1
ShortName:	CS_GPR_R_1
Address:	02610h
Name:	CS General Purpose Register 2
ShortName:	CS_GPR_R_2
Address:	02618h
Name:	CS General Purpose Register 3
ShortName:	CS_GPR_R_3
Address:	02620h
Name:	CS General Purpose Register 4
ShortName:	CS_GPR_R_4
Address:	02628h
Name:	CS General Purpose Register 5
ShortName:	CS_GPR_R_5
Address:	02630h
Name:	CS General Purpose Register 6
ShortName:	CS_GPR_R_6
Address:	02638h
Name:	CS General Purpose Register 7
ShortName:	CS_GPR_R_7
Address:	02640h
Name:	CS General Purpose Register 8
ShortName:	CS_GPR_R_8

<b>CS_GPR - CS General Purpose Register</b>	
Address:	02648h
Name:	CS General Purpose Register 9
ShortName:	CS_GPR_R_9
Address:	02650h
Name:	CS General Purpose Register 10
ShortName:	CS_GPR_R_10
Address:	02658h
Name:	CS General Purpose Register 11
ShortName:	CS_GPR_R_11
Address:	02660h
Name:	CS General Purpose Register 12
ShortName:	CS_GPR_R_12
Address:	02668h
Name:	CS General Purpose Register 13
ShortName:	CS_GPR_R_13
Address:	02670h
Name:	CS General Purpose Register 14
ShortName:	CS_GPR_R_14
Address:	02678h
Name:	CS General Purpose Register 15
ShortName:	CS_GPR_R_15
Address:	12600h-12607h
Name:	General Purpose Register
ShortName:	CS_GPR_VCSUNIT0
Address:	1A600h-1A607h
Name:	General Purpose Register
ShortName:	CS_GPR_VECSUNIT
Address:	1C600h-1C607h
Name:	General Purpose Register
ShortName:	CS_GPR_VCSUNIT1
Address:	22600h-22607h
Name:	General Purpose Register
ShortName:	CS_GPR_BCSUNIT
This is a General Purpose Register bank of sixteen 64bit registers, which will be used as temporary storage by MI_MATH command to do ALU operations.	

## CS\_GPR - CS General Purpose Register

GPR Index				
MMIO Offset				
R_0	0x2600			
R_1	0x2608			
R_2	0x2610			
R_3	0x2618			
R_4	0x2620			
R_5	0x2628			
R_6	0x2630			
R_7	0x2638			
R_8	0x2640			
R_9	0x2648			
R_10	0x2650			
R_11	0x2658			
R_12	0x2660			
R_13	0x2668			
R_14	0x2670			
R_15	0x2678			
DWord	Bit	Description		
0	63:0	<p><b>CS_GPR_DATA</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td><td style="padding: 2px;">CHV, BSW</td></tr> </table> <p>This register is a temporary register for ALU operations. See MI_MATH command for more details.</p>	Project:	CHV, BSW
Project:	CHV, BSW			

## CS Power Management FSM

CSPWRFSM - CS Power Management FSM																														
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: RO Size (in bits): 32																														
Address: 022ACh																														
This register contains the state code of the Power Management FSM, FBC Forward FSM, CSSTDT FSM, CSARB FSM, CSBUPDATE FSM. Decoding the contents of this register will indicate what the state of the corresponding state machine.																														
DWord	Bit	Description																												
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																										
	Format:	MBZ																												
	29:28	<b>CSFBCSLICE0</b> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>FBC message forward FSM state</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0h</td><td>CSFB CIDLE_0</td></tr> <tr> <td>1h</td><td>CSFB CMODIFY_0</td></tr> <tr> <td>2h</td><td>CSFB CCLEAN_0</td></tr> <tr> <td>3h</td><td>CSFB CDONE_0</td></tr> </tbody> </table>	Format:	U2	Value	Name	0h	CSFB CIDLE_0	1h	CSFB CMODIFY_0	2h	CSFB CCLEAN_0	3h	CSFB CDONE_0																
	Format:	U2																												
	Value	Name																												
	0h	CSFB CIDLE_0																												
	1h	CSFB CMODIFY_0																												
	2h	CSFB CCLEAN_0																												
	3h	CSFB CDONE_0																												
	27:24	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																										
Format:	MBZ																													
23:21	<b>CS ARB</b> <table border="1"> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Overall state of the command streamer. Describes what state CS is in</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>ARBIDLE_s</td><td></td></tr> <tr> <td>1h</td><td>P0RNG_s CS</td><td></td></tr> <tr> <td>2h</td><td>P0BATC H_s</td><td></td></tr> <tr> <td>3h</td><td>ARBCHK</td><td></td></tr> <tr> <td>4h</td><td>ARBCHK1</td><td></td></tr> <tr> <td>5h</td><td>CTXOP_s</td><td></td></tr> <tr> <td>6h</td><td>WABATC H_s</td><td>CHV, BSW</td></tr> <tr> <td>7h</td><td>PSLBATC H</td><td>CHV, BSW</td></tr> </tbody> </table>	Format:	U3	Value	Name	Project	0h	ARBIDLE_s		1h	P0RNG_s CS		2h	P0BATC H_s		3h	ARBCHK		4h	ARBCHK1		5h	CTXOP_s		6h	WABATC H_s	CHV, BSW	7h	PSLBATC H	CHV, BSW
Format:	U3																													
Value	Name	Project																												
0h	ARBIDLE_s																													
1h	P0RNG_s CS																													
2h	P0BATC H_s																													
3h	ARBCHK																													
4h	ARBCHK1																													
5h	CTXOP_s																													
6h	WABATC H_s	CHV, BSW																												
7h	PSLBATC H	CHV, BSW																												

## CSPWRFSM - CS Power Management FSM

	20	<b>Reserved</b>	Format:	MBZ																												
	19:17	<b>CSSWITCH</b>	Format:	U3																												
		Arbiters CSSWITCH FSM state decoding.																														
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr><td>0h</td><td>SWIDLE_s</td></tr> <tr><td>1h</td><td>SWITCH_s</td></tr> <tr><td>2h</td><td>ASREQ_s</td></tr> <tr><td>3h</td><td>DMACHK_s</td></tr> <tr><td>4h</td><td>ARBWAIT_s</td></tr> <tr><td>5h</td><td>FIFORECFG_s</td></tr> <tr><td>6h-7h</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0h	SWIDLE_s	1h	SWITCH_s	2h	ASREQ_s	3h	DMACHK_s	4h	ARBWAIT_s	5h	FIFORECFG_s	6h-7h	Reserved													
Value	Name																															
0h	SWIDLE_s																															
1h	SWITCH_s																															
2h	ASREQ_s																															
3h	DMACHK_s																															
4h	ARBWAIT_s																															
5h	FIFORECFG_s																															
6h-7h	Reserved																															
	16:13	<b>CSCSBUPDATE</b>	Format:	U4																												
		CS Power Management CSBLOCK FSM state																														
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr><td>0h</td><td>CSBIDLE</td></tr> <tr><td>1h</td><td>CSQ</td></tr> <tr><td>2h</td><td>WRPTR</td></tr> <tr><td>3h</td><td>SEMA1</td></tr> <tr><td>4h</td><td>SEMA2</td></tr> <tr><td>5h</td><td>TS1</td></tr> <tr><td>6h</td><td>TS2</td></tr> <tr><td>7h</td><td>TS3</td></tr> <tr><td>8h</td><td>TS4</td></tr> <tr><td>9h</td><td>DUMMYREQ</td></tr> <tr><td>Ah</td><td>DUMMYWT</td></tr> <tr><td>Bh</td><td>INTWT</td></tr> <tr><td>Ch-Fh</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0h	CSBIDLE	1h	CSQ	2h	WRPTR	3h	SEMA1	4h	SEMA2	5h	TS1	6h	TS2	7h	TS3	8h	TS4	9h	DUMMYREQ	Ah	DUMMYWT	Bh	INTWT	Ch-Fh	Reserved	
Value	Name																															
0h	CSBIDLE																															
1h	CSQ																															
2h	WRPTR																															
3h	SEMA1																															
4h	SEMA2																															
5h	TS1																															
6h	TS2																															
7h	TS3																															
8h	TS4																															
9h	DUMMYREQ																															
Ah	DUMMYWT																															
Bh	INTWT																															
Ch-Fh	Reserved																															

## CSPWRFSM - CS Power Management FSM

12:11	<b>R2MWRREQ</b>																	
	Format:	U2																
	CSSTDT memory request FSM state																	
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>0h</td><td>WRIDLE</td></tr> <tr><td>1h</td><td>WRREQ_HW1</td></tr> <tr><td>2h</td><td>WRREQ_HW2</td></tr> <tr><td>3h</td><td>WRRD</td></tr> </tbody> </table>	Value	Name	0h	WRIDLE	1h	WRREQ_HW1	2h	WRREQ_HW2	3h	WRRD							
Value	Name																	
0h	WRIDLE																	
1h	WRREQ_HW1																	
2h	WRREQ_HW2																	
3h	WRRD																	
10	<b>Reserved</b>																	
	Format:	MBZ																
9:7	<b>LOADARB</b>																	
	Format:	U3																
	CSSTDT arbiter FSM state																	
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>0h</td><td>LDIDLE</td></tr> <tr><td>1h</td><td>LDAUTO</td></tr> <tr><td>2h</td><td>LDPRSR</td></tr> <tr><td>3h</td><td>LDCTX</td></tr> <tr><td>4h</td><td>LDFLSH</td></tr> <tr><td>5h</td><td>LDREG</td></tr> <tr><td>6h</td><td>LDSHR1</td></tr> </tbody> </table>	Value	Name	0h	LDIDLE	1h	LDAUTO	2h	LDPRSR	3h	LDCTX	4h	LDFLSH	5h	LDREG	6h	LDSHR1	
Value	Name																	
0h	LDIDLE																	
1h	LDAUTO																	
2h	LDPRSR																	
3h	LDCTX																	
4h	LDFLSH																	
5h	LDREG																	
6h	LDSHR1																	
	<b>Programming Notes</b>																	
	LOADARB FSM states needs 4 bits for encoding, however only 3bits have been mapped on MMIO. 8h -> LDLRM is the state which is missed out, due to less bits mapped, LDLRM/LDIDLE cant be resolved with certain.																	
6:4	<b>CSBLOCK</b>																	
	Format:	U3																
	CS Power Management CSBLOCK FSM state																	
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>0h</td><td>CSBLOCK</td></tr> <tr><td>1h</td><td>CSCTXARB</td></tr> <tr><td>2h</td><td>CSUNBLOCKRESTORE</td></tr> <tr><td>3h</td><td>CSUNBLOCK</td></tr> <tr><td>4h</td><td>CSPREP4BLOCK</td></tr> <tr><td>5h-7h</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0h	CSBLOCK	1h	CSCTXARB	2h	CSUNBLOCKRESTORE	3h	CSUNBLOCK	4h	CSPREP4BLOCK	5h-7h	Reserved			
Value	Name																	
0h	CSBLOCK																	
1h	CSCTXARB																	
2h	CSUNBLOCKRESTORE																	
3h	CSUNBLOCK																	
4h	CSPREP4BLOCK																	
5h-7h	Reserved																	

## CSPWRFSM - CS Power Management FSM

3:0	<b>CSIDLE</b>	
	Format: <input type="text"/> U4	
	CS Power Management CSBLOCK FSM state	
	<b>Value</b>	<b>Name</b>
	0h	CSBUSY
	1h	CNTWT
	2h	FLSHREQ
	3h	FLSHWT
	4h	CTXSAVE
	5h	CSREQBLOCK
	6h	PMTURNOFF
	7h	PMIDLEWT
	8h	IDLE
	9h	PMTURNON
	Ah	PMBUSYWT
	Bh	DOPFFCGREQ
	Ch	DOPFFCGWAIT
	Dh	DOPFFCG
	Eh	DOPFFCUGREQ
	Fh	DOPFFCUGWAIT

## CSPREEMPT

CSPREEMPT - CSPREEMPT						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1						
Address: 024B0h						
Programming Notes						
This is for HW internal usage and must not be written by SW.						
DWord	Bit	Description				
0	31:16	<b>Mask Bits</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Mask[15:0]</td></tr> <tr> <td colspan="2" rowspan="2">Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</td></tr> </table>	Project:	CHV, BSW	Format:	Mask[15:0]
Project:	CHV, BSW					
Format:	Mask[15:0]					
Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)						
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
0	0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Disable</td></tr> </table> <p>This is a message bit written by the cross CS in case of GT4-CBR/SFR mode of operation. To set this bit both bit[0] and bit[16] (mask) needs to be set. This bit set indicates CS in other GT has reached a preemption point. This bit gets reset by CS when preemption takes place.</p>	Project:	CHV, BSW	Format:	Disable		
Project:	CHV, BSW					
Format:	Disable					

## CS Reset Control Register

CS_RESET_CTRL - CS Reset Control Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32				
Address: 020D0h				
This register is to be used to control soft reset.				
DWord	Bit	Description		
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]
Format:	Mask[15:0]			
15:2	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
1	<p><b>Ready for Reset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates render engine is ready for reset. This bit gets cleared on engine reset or when Soft Reset In progress is cleared.</p>	Format:	U1	
Format:	U1			
0	<p><b>Request Reset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates SW wishes to reset the render engine. On seeing this bit set Command Streamer will take appropriate action and set Ready For Reset status bit. This bit gets cleared on engine reset. This bit can also be cleared by writing "0" to this bit, this mode of clearing must be only used in debug and validation mode.</p>	Format:	U1	
Format:	U1			

## Current Context Register

CCID - Current Context Register	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	RenderCS
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	02180h
Address:	12180h-12183h
Name:	Current Context Register
ShortName:	CCID_VCSUNIT0
Address:	1A180h-1A183h
Name:	Current Context Register
ShortName:	CCID_VECSUNIT
Address:	1C180h-1C183h
Name:	Current Context Register
ShortName:	CCID_VCSUNIT1
Address:	22180h-22183h
Name:	Current Context Register
ShortName:	CCID_BCSUNIT
This register contains the current logical rendering context address associated with the ring buffer in ring buffer mode of scheduling. This register contents are not valid in Exec-List mode of scheduling.	

### Programming Notes

The CCID register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle). Note that, under normal conditions, the CCID register should only be updated from the command stream using the MI\_SET\_CONTEXT command.

DWord	Bit	Description				
0	31:12	<b>Logical Render Context Address (LRCA)</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0h</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">GraphicsAddress[31:12]</td></tr> </table> <p>This field contains the 4 KB-aligned Graphics Memory Address of the current Logical Rendering Context. Bit 11 MBZ.</p>	Default Value:	0h	Format:	GraphicsAddress[31:12]
Default Value:	0h					
Format:	GraphicsAddress[31:12]					
11:10	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ					

<b>CCID - Current Context Register</b>													
	9	<b>HD DVD Context</b>											
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Regular Context</td><td></td></tr> <tr> <td>1h</td><td>HD DVD Context</td><td>Special considerations for TDP allow for higher voltage and frequency.</td></tr> </tbody> </table>			Value	Name	Description	0h	Regular Context		1h	HD DVD Context	Special considerations for TDP allow for higher voltage and frequency.
Value	Name	Description											
0h	Regular Context												
1h	HD DVD Context	Special considerations for TDP allow for higher voltage and frequency.											
	8	<b>Reserved</b>											
		<table border="1"> <tr> <td>Format:</td><td>Must Be One</td></tr> </table>			Format:	Must Be One							
Format:	Must Be One												
	7:4	<b>Reserved</b>											
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>			Format:	MBZ							
Format:	MBZ												
	3	<b>Extended State Save Enable</b>											
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter, is saved as part of switching away from this logical context.</p>			Format:	Enable							
Format:	Enable												
	2	<b>Extended State Restore Enable</b>											
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter, was loaded (or restored) as part of switching to this logical context.</p>			Format:	Enable							
Format:	Enable												
	1	<b>Reserved</b>											
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>			Format:	MBZ							
Format:	MBZ												
	0	<b>Valid</b>											
		<table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table>			Format:	U1							
Format:	U1												
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Invalid <b>[Default]</b></td><td>The other fields of this register are invalid. A switch away from the context will not invoke a context save operation.</td></tr> <tr> <td>1h</td><td>Valid</td><td>The other fields of this register are valid, and a switch from the context will invoke the normal context save/restore operations.</td></tr> </tbody> </table>			Value	Name	Description	0h	Invalid <b>[Default]</b>	The other fields of this register are invalid. A switch away from the context will not invoke a context save operation.	1h	Valid	The other fields of this register are valid, and a switch from the context will invoke the normal context save/restore operations.
Value	Name	Description											
0h	Invalid <b>[Default]</b>	The other fields of this register are invalid. A switch away from the context will not invoke a context save operation.											
1h	Valid	The other fields of this register are valid, and a switch from the context will invoke the normal context save/restore operations.											

## Current Idle/Busy/Avg Count for Freq Down Recommendation

RPCURDN - Current Idle/Busy/Avg Count for Freq Down Recommendation				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
23:0	<b>Current Busy in Down EI</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reports the current busyness in the down evaluation interval            0 = 0 usec            1 = 1.28 usec            2 = 2.56 usec            3 = 3.84 usec            FF FFFF = 21.474 sec            pmcr_current_ei_down_busy[23:0]</p>	Access:	RO	
Access:	RO			

## Current Idle/Busy/Avg Count for Freq Up Recommendation

RPCURUP - Current Idle/Busy/Avg Count for Freq Up Recommendation				
DWord	Bit	Description		
0	31:24	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
23:0	<p><b>Current Busy in UP EI</b></p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reports the current busyness in the UP evaluation interval  0 = 0 usec  1 = 1.28 usec  2 = 2.56 usec  3 = 3.84 usec  FF FFFF = 21.474 sec  pmcr_current_ei_up_busy[23:0]</p>	Access:	RO	
Access:	RO			

## Current Time in DOWN EI

RPCURDNEI - Current Time in DOWN EI					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	PRM				
Default Value:	0x00000000				
Size (in bits):	32				
Address:	0A05Ch-0A05Fh				
DWord	Bit	Description			
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO				
23:0	<b>Current_Time_in_Down_EI</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reports the current Time in the down evaluation interval 0 = 0 usec 1 = 1.28 usec 2 = 2.56 usec 3 = 3.84 usec FF FFFF = 21.474 sec pmcr_current_ei_down_time[23:0]</td> <td></td> </tr> </table>	Access:	RO	Reports the current Time in the down evaluation interval 0 = 0 usec 1 = 1.28 usec 2 = 2.56 usec 3 = 3.84 usec FF FFFF = 21.474 sec pmcr_current_ei_down_time[23:0]	
Access:	RO				
Reports the current Time in the down evaluation interval 0 = 0 usec 1 = 1.28 usec 2 = 2.56 usec 3 = 3.84 usec FF FFFF = 21.474 sec pmcr_current_ei_down_time[23:0]					

## Current Time in UP EI

RPCURUPEI - Current Time in UP EI				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
23:0	<b>Current Time</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reports the current time in UP EI  0 = 0 usec  1 = 1.28 usec  2 = 2.56 usec  3 = 3.84 usec  FF FFFF = 21.474 sec  pmcr_current_ei_up_time[23:0]</p>	Access:	RO	
Access:	RO			

## Customizable Event Creation 0-0

CEC0-0 - Customizable Event Creation 0-0															
DWord	Bit	Description													
0	31:21	<p><b>Negate</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Project:	CHV, BSW	Format:	U11	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Project:	CHV, BSW														
Format:	U11														
Value	Name	Description													
0b	Pass-through	Input bit is passed through to comparator as is													
1b	Negated	Input bit is negated before passing to comparator													
	20:19	<p><b>Source Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block	11b	Reserved			
Format:	U2														
Value	Name	Description													
01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block													
11b	Reserved														
	18:3	<p><b>Compare Value</b></p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>	Format:	U16											
Format:	U16														

## CEC0-0 - Customizable Event Creation 0-0

2:0	<b>Compare Function</b>																											
	Format:	U3																										
	This field selects the function used by the CEC0 comparator when comparing the compare value to the value active on the CEC0 conditioned input bus (see block diagram in the Custom Event Counters section).																											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left; padding: 2px;">Value</th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;">Name</th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;">Description</th></tr> </thead> <tbody> <tr><td>000b</td><td>Any Are Equal</td><td>Compare and assert output if any are equal (Can be used as OR function)</td></tr> <tr><td>001b</td><td>Greater Than</td><td>Compare and assert output if greater than</td></tr> <tr><td>010b</td><td>Equal</td><td>Compare and assert output if equal to (Can also be used as AND function)</td></tr> <tr><td>011b</td><td>Greater Than or Equal</td><td>Compare and assert output if greater than or equal</td></tr> <tr><td>100b</td><td>Less Than</td><td>Compare and assert output if less than</td></tr> <tr><td>101b</td><td>Not Equal</td><td>Compare and assert output if not equal</td></tr> <tr><td>110b</td><td>Less Than or Equal</td><td>Compare and assert output if less than or equal</td></tr> <tr><td>111b</td><td>Reserved</td><td></td></tr> </tbody> </table>		Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved
Value	Name	Description																										
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																										
001b	Greater Than	Compare and assert output if greater than																										
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																										
011b	Greater Than or Equal	Compare and assert output if greater than or equal																										
100b	Less Than	Compare and assert output if less than																										
101b	Not Equal	Compare and assert output if not equal																										
110b	Less Than or Equal	Compare and assert output if less than or equal																										
111b	Reserved																											

## Customizable Event Creation 1-0

CEC1-0 - Customizable Event Creation 1-0															
DWord	Bit	Description													
0	31:21	<p><b>Negate</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Project:	CHV, BSW	Format:	U11	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Project:	CHV, BSW														
Format:	U11														
Value	Name	Description													
0b	Pass-through	Input bit is passed through to comparator as is													
1b	Negated	Input bit is negated before passing to comparator													
	20:19	<p><b>Source Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved			
Format:	U2														
Value	Name	Description													
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block													
11b	Reserved														
	18:3	<p><b>Compare Value</b></p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>	Format:	U16											
Format:	U16														

## CEC1-0 - Customizable Event Creation 1-0

2:0	<b>Compare Function</b>																												
	Format:	U3																											
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).																												
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>000b</td><td>Any Are Equal</td><td>Compare and assert output if any are equal (Can be used as OR function)</td></tr> <tr><td>001b</td><td>Greater Than</td><td>Compare and assert output if greater than</td></tr> <tr><td>010b</td><td>Equal</td><td>Compare and assert output if equal to (Can also be used as AND function)</td></tr> <tr><td>011b</td><td>Greater Than or Equal</td><td>Compare and assert output if greater than or equal</td></tr> <tr><td>100b</td><td>Less Than</td><td>Compare and assert output if less than</td></tr> <tr><td>101b</td><td>Not Equal</td><td>Compare and assert output if not equal</td></tr> <tr><td>110b</td><td>Less Than or Equal</td><td>Compare and assert output if less than or equal</td></tr> <tr><td>111b</td><td>Reserved</td><td></td></tr> </tbody> </table>			Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved
Value	Name	Description																											
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																											
001b	Greater Than	Compare and assert output if greater than																											
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																											
011b	Greater Than or Equal	Compare and assert output if greater than or equal																											
100b	Less Than	Compare and assert output if less than																											
101b	Not Equal	Compare and assert output if not equal																											
110b	Less Than or Equal	Compare and assert output if less than or equal																											
111b	Reserved																												

## Customizable Event Creation 2-0

CEC2-0 - Customizable Event Creation 2-0															
DWord	Bit	Description													
0	31:21	<p><b>Negate</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Project:	CHV, BSW	Format:	U11	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Project:	CHV, BSW														
Format:	U11														
Value	Name	Description													
0b	Pass-through	Input bit is passed through to comparator as is													
1b	Negated	Input bit is negated before passing to comparator													
	20:19	<p><b>Source Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved			
Format:	U2														
Value	Name	Description													
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block													
11b	Reserved														
	18:3	<p><b>Compare Value</b></p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>	Format:	U16											
Format:	U16														

## CEC2-0 - Customizable Event Creation 2-0

2:0	<b>Compare Function</b>																											
	Format:	U3																										
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).																											
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>000b</td><td>Any Are Equal</td><td>Compare and assert output if any are equal (Can be used as OR function)</td></tr> <tr><td>001b</td><td>Greater Than</td><td>Compare and assert output if greater than</td></tr> <tr><td>010b</td><td>Equal</td><td>Compare and assert output if equal to (Can also be used as AND function)</td></tr> <tr><td>011b</td><td>Greater Than or Equal</td><td>Compare and assert output if greater than or equal</td></tr> <tr><td>100b</td><td>Less Than</td><td>Compare and assert output if less than</td></tr> <tr><td>101b</td><td>Not Equal</td><td>Compare and assert output if not equal</td></tr> <tr><td>110b</td><td>Less Than or Equal</td><td>Compare and assert output if less than or equal</td></tr> <tr><td>111b</td><td>Reserved</td><td></td></tr> </tbody> </table>		Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved
Value	Name	Description																										
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																										
001b	Greater Than	Compare and assert output if greater than																										
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																										
011b	Greater Than or Equal	Compare and assert output if greater than or equal																										
100b	Less Than	Compare and assert output if less than																										
101b	Not Equal	Compare and assert output if not equal																										
110b	Less Than or Equal	Compare and assert output if less than or equal																										
111b	Reserved																											
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																										
001b	Greater Than	Compare and assert output if greater than																										
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																										
011b	Greater Than or Equal	Compare and assert output if greater than or equal																										
100b	Less Than	Compare and assert output if less than																										
101b	Not Equal	Compare and assert output if not equal																										
110b	Less Than or Equal	Compare and assert output if less than or equal																										
111b	Reserved																											

## Customizable Event Creation 3-0

CEC3-0 - Customizable Event Creation 3-0															
DWord	Bit	Description													
0	31:21	<p><b>Negate</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Project:	CHV, BSW	Format:	U11	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Project:	CHV, BSW														
Format:	U11														
Value	Name	Description													
0b	Pass-through	Input bit is passed through to comparator as is													
1b	Negated	Input bit is negated before passing to comparator													
	20:19	<p><b>Source Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved			
Format:	U2														
Value	Name	Description													
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block													
11b	Reserved														
	18:3	<p><b>Compare Value</b></p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>	Format:	U16											
Format:	U16														

## CEC3-0 - Customizable Event Creation 3-0

2:0	<b>Compare Function</b>																											
	Format:	U3																										
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).																											
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>000b</td><td>Any Are Equal</td><td>Compare and assert output if any are equal (Can be used as OR function)</td></tr> <tr><td>001b</td><td>Greater Than</td><td>Compare and assert output if greater than</td></tr> <tr><td>010b</td><td>Equal</td><td>Compare and assert output if equal to (Can also be used as AND function)</td></tr> <tr><td>011b</td><td>Greater Than or Equal</td><td>Compare and assert output if greater than or equal</td></tr> <tr><td>100b</td><td>Less Than</td><td>Compare and assert output if less than</td></tr> <tr><td>101b</td><td>Not Equal</td><td>Compare and assert output if not equal</td></tr> <tr><td>110b</td><td>Less Than or Equal</td><td>Compare and assert output if less than or equal</td></tr> <tr><td>111b</td><td>Reserved</td><td></td></tr> </tbody> </table>		Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved
Value	Name	Description																										
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																										
001b	Greater Than	Compare and assert output if greater than																										
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																										
011b	Greater Than or Equal	Compare and assert output if greater than or equal																										
100b	Less Than	Compare and assert output if less than																										
101b	Not Equal	Compare and assert output if not equal																										
110b	Less Than or Equal	Compare and assert output if less than or equal																										
111b	Reserved																											
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																										
001b	Greater Than	Compare and assert output if greater than																										
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																										
011b	Greater Than or Equal	Compare and assert output if greater than or equal																										
100b	Less Than	Compare and assert output if less than																										
101b	Not Equal	Compare and assert output if not equal																										
110b	Less Than or Equal	Compare and assert output if less than or equal																										
111b	Reserved																											

## Customizable Event Creation 4-0

CEC4-0 - Customizable Event Creation 4-0															
DWord	Bit	Description													
0	31:21	<p><b>Negate</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Project:	CHV, BSW	Format:	U11	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Project:	CHV, BSW														
Format:	U11														
Value	Name	Description													
0b	Pass-through	Input bit is passed through to comparator as is													
1b	Negated	Input bit is negated before passing to comparator													
20:19															
<p><b>Source Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>			Format:	U2	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block	11b	Reserved			
Format:	U2														
Value	Name	Description													
01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block													
11b	Reserved														
18:3															
<p><b>Compare Value</b></p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>			Format:	U16											
Format:	U16														

## CEC4-0 - Customizable Event Creation 4-0

2:0	<b>Compare Function</b>																												
	Format:	U3																											
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).																												
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>000b</td><td>Any Are Equal</td><td>Compare and assert output if any are equal (Can be used as OR function)</td></tr> <tr><td>001b</td><td>Greater Than</td><td>Compare and assert output if greater than</td></tr> <tr><td>010b</td><td>Equal</td><td>Compare and assert output if equal to (Can also be used as AND function)</td></tr> <tr><td>011b</td><td>Greater Than or Equal</td><td>Compare and assert output if greater than or equal</td></tr> <tr><td>100b</td><td>Less Than</td><td>Compare and assert output if less than</td></tr> <tr><td>101b</td><td>Not Equal</td><td>Compare and assert output if not equal</td></tr> <tr><td>110b</td><td>Less Than or Equal</td><td>Compare and assert output if less than or equal</td></tr> <tr><td>111b</td><td>Reserved</td><td></td></tr> </tbody> </table>			Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved
Value	Name	Description																											
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																											
001b	Greater Than	Compare and assert output if greater than																											
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																											
011b	Greater Than or Equal	Compare and assert output if greater than or equal																											
100b	Less Than	Compare and assert output if less than																											
101b	Not Equal	Compare and assert output if not equal																											
110b	Less Than or Equal	Compare and assert output if less than or equal																											
111b	Reserved																												

## Customizable Event Creation 5-0

CEC5-0 - Customizable Event Creation 5-0																			
DWord	Bit	Description																	
0	31:21	<b>Negate</b>																	
<table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> <td>All</td> </tr> </tbody> </table>				Project:	CHV, BSW	Format:	U11	Value	Name	Description	Project	0b	Pass-through	Input bit is passed through to comparator as is	All	1b	Negated	Input bit is negated before passing to comparator	All
Project:	CHV, BSW																		
Format:	U11																		
Value	Name	Description	Project																
0b	Pass-through	Input bit is passed through to comparator as is	All																
1b	Negated	Input bit is negated before passing to comparator	All																
<b>Source Select</b> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> <td></td> </tr> </tbody> </table>				Format:	U2	Value	Name	Description	Project	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	All	11b	Reserved				
Format:	U2																		
Value	Name	Description	Project																
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	All																
11b	Reserved																		
<b>Compare Value</b> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>				Format:	U16														
Format:	U16																		

## CEC5-0 - Customizable Event Creation 5-0

2:0	<b>Compare Function</b>																											
	Format:	U3																										
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).																											
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>000b</td><td>Any Are Equal</td><td>Compare and assert output if any are equal (Can be used as OR function)</td></tr> <tr><td>001b</td><td>Greater Than</td><td>Compare and assert output if greater than</td></tr> <tr><td>010b</td><td>Equal</td><td>Compare and assert output if equal to (Can also be used as AND function)</td></tr> <tr><td>011b</td><td>Greater Than or Equal</td><td>Compare and assert output if greater than or equal</td></tr> <tr><td>100b</td><td>Less Than</td><td>Compare and assert output if less than</td></tr> <tr><td>101b</td><td>Not Equal</td><td>Compare and assert output if not equal</td></tr> <tr><td>110b</td><td>Less Than or Equal</td><td>Compare and assert output if less than or equal</td></tr> <tr><td>111b</td><td>Reserved</td><td></td></tr> </tbody> </table>		Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved
Value	Name	Description																										
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																										
001b	Greater Than	Compare and assert output if greater than																										
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																										
011b	Greater Than or Equal	Compare and assert output if greater than or equal																										
100b	Less Than	Compare and assert output if less than																										
101b	Not Equal	Compare and assert output if not equal																										
110b	Less Than or Equal	Compare and assert output if less than or equal																										
111b	Reserved																											

## Customizable Event Creation 6-0

CEC6-0 - Customizable Event Creation 6-0																			
DWord	Bit	Description																	
0	31:21	<b>Negate</b>																	
<table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> <td>All</td> </tr> </tbody> </table>				Project:	CHV, BSW	Format:	U11	Value	Name	Description	Project	0b	Pass-through	Input bit is passed through to comparator as is	All	1b	Negated	Input bit is negated before passing to comparator	All
Project:	CHV, BSW																		
Format:	U11																		
Value	Name	Description	Project																
0b	Pass-through	Input bit is passed through to comparator as is	All																
1b	Negated	Input bit is negated before passing to comparator	All																
<b>Source Select</b> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> <td></td> </tr> </tbody> </table>				Format:	U2	Value	Name	Description	Project	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	All	11b	Reserved				
Format:	U2																		
Value	Name	Description	Project																
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	All																
11b	Reserved																		
<b>Compare Value</b> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>				Format:	U16														
Format:	U16																		

## CEC6-0 - Customizable Event Creation 6-0

2:0	<b>Compare Function</b>																												
	Format:	U3																											
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).																												
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>000b</td><td>Any Are Equal</td><td>Compare and assert output if any are equal (Can be used as OR function)</td></tr> <tr><td>001b</td><td>Greater Than</td><td>Compare and assert output if greater than</td></tr> <tr><td>010b</td><td>Equal</td><td>Compare and assert output if equal to (Can also be used as AND function)</td></tr> <tr><td>011b</td><td>Greater Than or Equal</td><td>Compare and assert output if greater than or equal</td></tr> <tr><td>100b</td><td>Less Than</td><td>Compare and assert output if less than</td></tr> <tr><td>101b</td><td>Not Equal</td><td>Compare and assert output if not equal</td></tr> <tr><td>110b</td><td>Less Than or Equal</td><td>Compare and assert output if less than or equal</td></tr> <tr><td>111b</td><td>Reserved</td><td></td></tr> </tbody> </table>			Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved
Value	Name	Description																											
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																											
001b	Greater Than	Compare and assert output if greater than																											
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																											
011b	Greater Than or Equal	Compare and assert output if greater than or equal																											
100b	Less Than	Compare and assert output if less than																											
101b	Not Equal	Compare and assert output if not equal																											
110b	Less Than or Equal	Compare and assert output if less than or equal																											
111b	Reserved																												

## Customizable Event Creation 7-0

CEC7-0 - Customizable Event Creation 7-0															
DWord	Bit	Description													
0	31:21	<p><b>Negate</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Project:	CHV, BSW	Format:	U11	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Project:	CHV, BSW														
Format:	U11														
Value	Name	Description													
0b	Pass-through	Input bit is passed through to comparator as is													
1b	Negated	Input bit is negated before passing to comparator													
20:19															
<p><b>Source Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>			Format:	U2	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved			
Format:	U2														
Value	Name	Description													
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block													
11b	Reserved														
18:3															
<p><b>Compare Value</b></p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>			Format:	U16											
Format:	U16														

## CEC7-0 - Customizable Event Creation 7-0

2:0	<b>Compare Function</b>																												
	Format:	U3																											
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).																												
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>000b</td><td>Any Are Equal</td><td>Compare and assert output if any are equal (Can be used as OR function)</td></tr> <tr><td>001b</td><td>Greater Than</td><td>Compare and assert output if greater than</td></tr> <tr><td>010b</td><td>Equal</td><td>Compare and assert output if equal to (Can also be used as AND function)</td></tr> <tr><td>011b</td><td>Greater Than or Equal</td><td>Compare and assert output if greater than or equal</td></tr> <tr><td>100b</td><td>Less Than</td><td>Compare and assert output if less than</td></tr> <tr><td>101b</td><td>Not Equal</td><td>Compare and assert output if not equal</td></tr> <tr><td>110b</td><td>Less Than or Equal</td><td>Compare and assert output if less than or equal</td></tr> <tr><td>111b</td><td>Reserved</td><td></td></tr> </tbody> </table>			Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved
Value	Name	Description																											
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																											
001b	Greater Than	Compare and assert output if greater than																											
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																											
011b	Greater Than or Equal	Compare and assert output if greater than or equal																											
100b	Less Than	Compare and assert output if less than																											
101b	Not Equal	Compare and assert output if not equal																											
110b	Less Than or Equal	Compare and assert output if less than or equal																											
111b	Reserved																												

## CVS TLB LRA 0

CVS_TLB_LRA_0 - CVS TLB LRA 0							
DWord	Bit	Description					
0	31	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0b	Access:	RO	
Default Value:	0b						
Access:	RO						
30:24	<b>CVS LRA1 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>1011111b</td></tr> <tr> <td>Project:</td><td>CHV, BSW, :GT2:B</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA1.</p>	Default Value:	1011111b	Project:	CHV, BSW, :GT2:B	Access:	R/W
Default Value:	1011111b						
Project:	CHV, BSW, :GT2:B						
Access:	R/W						
23	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0b	Access:	RO		
Default Value:	0b						
Access:	RO						
22:16	<b>CVS LRA1 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>0100000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA1.</p>	Default Value:	0100000b	Access:	R/W		
Default Value:	0100000b						
Access:	R/W						
15	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0b	Access:	RO		
Default Value:	0b						
Access:	RO						
14:8	<b>CVS LRA0 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>0011111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA0.</p>	Default Value:	0011111b	Access:	R/W		
Default Value:	0011111b						
Access:	R/W						
7	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0b	Access:	RO		
Default Value:	0b						
Access:	RO						

CVS_TLB_LRA_0 - CVS TLB LRA 0		
	6:0	<b>CVS LRA0 Min</b>
		Default Value: 0000000b
		Access: R/W
		Minimum value of programmable LRA0.

## CVS TLB LRA 1

CVS_TLB_LRA_1 - CVS TLB LRA 1			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Default Value:	0b
		Access:	RO
	30:24	<b>CVS LRA3 Max</b>	
		Default Value:	1111111b
		Access:	R/W
		For Future Use.	
	23	<b>Reserved</b>	
0		Default Value:	0b
		Access:	RO
	22:16	<b>CVS LRA3 Min</b>	
		Default Value:	0000000b
		Access:	R/W
		For Future Use.	
	15	<b>Reserved</b>	
		Default Value:	0b
0		Access:	RO
	14:8	<b>CVS LRA2 Max</b>	
		Default Value:	1111111b
		Access:	R/W
		Maximum value of programmable LRA2.	
	7	<b>Reserved</b>	
		Default Value:	0b
		Access:	RO

CVS_TLB_LRA_1 - CVS TLB LRA 1		
	6:0	<b>CVS LRA2 Min</b>
Default Value:		1100000b
Access:		R/W
Minimum value of programmable LRA2.		

## CVS TLB LRA 2

CVS_TLB_LRA_2 - CVS TLB LRA 2			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Default Value:	000000h
		Access:	RO
	7:6	<b>RS LRA</b>	
		Default Value:	00b
		Access:	R/W
		Which LRA should RS use	
	5:4	<b>CS LRA</b>	
		Default Value:	01b
		Access:	R/W
		Which LRA should CS use.	
	3:2	<b>SOL LRA</b>	
		Default Value:	10b
		Access:	R/W
		Which LRA should SOL use.	
	1:0	<b>VF LRA</b>	
		Default Value:	10b
		Access:	R/W
		Which LRA should VF use.	

## Depth/Early Depth TLB Partitioning Register

ZSHR - Depth/Early Depth TLB Partitioning Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000020 Access: R/W Size (in bits): 32 Trusted Type: 1				
Address: 04050h				
This register is used to determine the number of TLB entries from the total of 64 available to be used by the Depth partition of the TLB. The rest of the entries are used for the Early Depth/Stencil TLB.				
DWord	Bit	Description		
0	31:6	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
5:0	<b>Number of TLB Entries Out of 64 used for Depth TLB</b> <table border="1"> <tr> <td>Default Value:</td><td>32</td></tr> </table> <p>The rest are be used for Early Depth/Stencil TLB. Default value is 32.</p>	Default Value:	32	
Default Value:	32			

## DID

DID - DID							
Register Space: PCI: 0/2/0							
Project: CHV, BSW							
Source: PRM							
Default Value: 0x22B08086 CHV, BSW							
Size (in bits): 32							
Address: 00000h							
D2: PCI Device ID and Vendor ID Register							
DWord	Bit	Description					
0	31:24	<b>DEVICEID_UB</b> <table border="1"> <tr> <td>Default Value:</td><td>22h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>DID_MSB: Identifier assigned to the dev2 PCI. Punit will update this bitfield before handing control to BIOS.</p>	Default Value:	22h	Access:	R/W	
Default Value:	22h						
Access:	R/W						
23:16	<b>DEVICEID_LB</b> <table border="1"> <tr> <td>Default Value:</td><td>B0h</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>DID_LSB: Identifier assigned to the dev2 PCI. This bitfield is updated from metal straps. CHV, BSW allocated values : 0xB0 0xB1 0xB2 0xB3.</p>	Default Value:	B0h	Project:	CHV, BSW	Access:	RO
Default Value:	B0h						
Project:	CHV, BSW						
Access:	RO						
23:16	<b>DEVICEID_LB</b> <table border="1"> <tr> <td>Default Value:</td><td>B0h</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>DID_LSB: Identifier assigned to the dev2 PCI. Bits[7:2] is updated from metal straps. Bits[1:0] will be based on market segment SKU (ie via. fusing) CHV, BSW allocated values : 0xB0 0xB1 0xB2 0xB3.</p>	Default Value:	B0h	Project:	CHV, BSW	Access:	RO
Default Value:	B0h						
Project:	CHV, BSW						
Access:	RO						

## DID - DID

15:0		VENDORID
		Default Value:
		Access:
VID: PCI standard identification for Intel		

## Display Message Forward Status Register

<b>DISPLAY_MESSAGE_FORWARD_STATUS - Display Message Forward Status Register</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	022E8h					
Name:	RCS Display Message Forward Status Register					
ShortName:	RCS_DISPLAY_MESSAGE_FORWARD_STATUS					
Address:	122E8h-122EBh					
Name:	Display Message Forward Status Register					
ShortName:	DISPLAY_MESSAGE_FORWARD_STATUS_VCSUNIT0					
Address:	1A2E8h-1A2EBh					
Name:	Display Message Forward Status Register					
ShortName:	DISPLAY_MESSAGE_FORWARD_STATUS_VECSUNIT					
Address:	1C2E8h-1C2EBh					
Name:	Display Message Forward Status Register					
ShortName:	DISPLAY_MESSAGE_FORWARD_STATUS_VCSUNIT1					
Address:	222E8h					
Name:	BCS Display Message Forward Status Register					
ShortName:	BCS_DISPLAY_MESSAGE_FORWARD_STATUS					
This register stores the internal HW status flags related to display message forward logic. This register should not be accessed by SW. This register is part of power context image. Note: Even though this register exists in VideoCS and VideoEnhancementCS, individual bit driven functionality is not supported.						
DWord	Bit	Description				
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Source:</td><td>RenderCS, BlitterCS</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Source:	RenderCS, BlitterCS	Format:	MBZ
Source:	RenderCS, BlitterCS					
Format:	MBZ					

## **DISPLAY\_MESSAGE\_FORWARD\_STATUS - Display Message Forward Status Register**

	29:28	<b>Display Pipe Sprite-C3 Flip Done Message Forward</b>
		Project: CHV, BSW
		Source: RenderCS, BlitterCS
		This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.
	27:26	<b>Display Pipe Sprite-B3 Flip Done Message Forward</b>
		Project: CHV, BSW
		Source: RenderCS, BlitterCS
		This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.
	25:24	<b>Display Pipe Sprite-A3 Flip Done Message Forward</b>
		Project: CHV, BSW
		Source: RenderCS, BlitterCS
		This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.

## DISPLAY\_MESSAGE\_FORWARD\_STATUS - Display Message Forward Status Register

	23:22	<b>Display Pipe Sprite-C2 Flip Done Message Forward</b>															
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Source:</td><td>RenderCS, BlitterCS</td></tr> </table>	Project:	CHV, BSW	Source:	RenderCS, BlitterCS											
Project:	CHV, BSW																
Source:	RenderCS, BlitterCS																
		<p>This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	Value	Name	Description	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
Value	Name	Description															
0h	Never Forward	Never forward the message to GUC.															
1h	Always Forward	Always forward the message to GUC unconditionally.															
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.															
3h	Reserved																
	21:20	<b>Display Pipe Sprite-B2 Flip Done Message Forward</b>															
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Source:</td><td>RenderCS, BlitterCS</td></tr> </table>	Project:	CHV, BSW	Source:	RenderCS, BlitterCS											
Project:	CHV, BSW																
Source:	RenderCS, BlitterCS																
		<p>This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	Value	Name	Description	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
Value	Name	Description															
0h	Never Forward	Never forward the message to GUC.															
1h	Always Forward	Always forward the message to GUC unconditionally.															
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.															
3h	Reserved																
	19:18	<b>Display Pipe Sprite-A2 Flip Done Message Forward</b>															
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Source:</td><td>RenderCS, BlitterCS</td></tr> </table>	Project:	CHV, BSW	Source:	RenderCS, BlitterCS											
Project:	CHV, BSW																
Source:	RenderCS, BlitterCS																
		<p>This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	Value	Name	Description	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
Value	Name	Description															
0h	Never Forward	Never forward the message to GUC.															
1h	Always Forward	Always forward the message to GUC unconditionally.															
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.															
3h	Reserved																

## **DISPLAY\_MESSAGE\_FORWARD\_STATUS - Display Message Forward Status Register**

17:16	<b>Display Pipe C Scanline Event Done Message Forward</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Source:</td><td>RenderCS, BlitterCS</td></tr> </table> <p>This field has the HW flag for forwarding the Scanline Event Done message to GUC by CS when execlists are enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th><th style="background-color: #e0e0ff;">Name</th><th style="background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	Source:	RenderCS, BlitterCS	Value	Name	Description	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
Source:	RenderCS, BlitterCS																	
Value	Name	Description																
0h	Never Forward	Never forward the message to GUC.																
1h	Always Forward	Always forward the message to GUC unconditionally.																
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.																
3h	Reserved																	
15:14	<b>Display Pipe B Scanline Event Done Message Forward</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Source:</td><td>RenderCS, BlitterCS</td></tr> </table> <p>This field has the HW flag for forwarding the Scanline Event Done message to GUC by CS when execlists are enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th><th style="background-color: #e0e0ff;">Name</th><th style="background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	Source:	RenderCS, BlitterCS	Value	Name	Description	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
Source:	RenderCS, BlitterCS																	
Value	Name	Description																
0h	Never Forward	Never forward the message to GUC.																
1h	Always Forward	Always forward the message to GUC unconditionally.																
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.																
3h	Reserved																	
13:12	<b>Display Pipe A Scanline Event Done Message Forward</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Source:</td><td>RenderCS, BlitterCS</td></tr> </table> <p>This field has the HW flag for forwarding the Scanline Event Done message to GUC by CS when execlists are enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th><th style="background-color: #e0e0ff;">Name</th><th style="background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	Source:	RenderCS, BlitterCS	Value	Name	Description	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
Source:	RenderCS, BlitterCS																	
Value	Name	Description																
0h	Never Forward	Never forward the message to GUC.																
1h	Always Forward	Always forward the message to GUC unconditionally.																
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.																
3h	Reserved																	

## DISPLAY\_MESSAGE\_FORWARD\_STATUS - Display Message Forward Status Register

	11:10	<b>Display Pipe Sprite-C Flip Done Message Forward</b>															
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Source:</td><td style="width: 50%;">RenderCS, BlitterCS</td></tr> </table> <p>This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</p>	Source:	RenderCS, BlitterCS													
Source:	RenderCS, BlitterCS																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Value</b></th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Name</b></th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Description</b></th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;">Never Forward</td><td style="padding: 2px;">Never forward the message to GUC.</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">Always Forward</td><td style="padding: 2px;">Always forward the message to GUC unconditionally.</td></tr> <tr> <td style="padding: 2px;">2h</td><td style="padding: 2px;">Conditionally Forward</td><td style="padding: 2px;">Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td style="padding: 2px;">3h</td><td style="padding: 2px;">Reserved</td><td style="padding: 2px;"></td></tr> </tbody> </table>			<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
<b>Value</b>	<b>Name</b>	<b>Description</b>															
0h	Never Forward	Never forward the message to GUC.															
1h	Always Forward	Always forward the message to GUC unconditionally.															
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.															
3h	Reserved																
	9:8	<b>Display Pipe Sprite-B Flip Done Message Forward</b>															
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Source:</td><td style="width: 50%;">RenderCS, BlitterCS</td></tr> </table> <p>This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</p>	Source:	RenderCS, BlitterCS													
Source:	RenderCS, BlitterCS																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Value</b></th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Name</b></th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Description</b></th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;">Never Forward</td><td style="padding: 2px;">Never forward the message to GUC.</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">Always Forward</td><td style="padding: 2px;">Always forward the message to GUC unconditionally.</td></tr> <tr> <td style="padding: 2px;">2h</td><td style="padding: 2px;">Conditionally Forward</td><td style="padding: 2px;">Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td style="padding: 2px;">3h</td><td style="padding: 2px;">Reserved</td><td style="padding: 2px;"></td></tr> </tbody> </table>			<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
<b>Value</b>	<b>Name</b>	<b>Description</b>															
0h	Never Forward	Never forward the message to GUC.															
1h	Always Forward	Always forward the message to GUC unconditionally.															
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.															
3h	Reserved																
	7:6	<b>Display Pipe Sprite-A Flip Done Message Forward</b>															
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Source:</td><td style="width: 50%;">RenderCS, BlitterCS</td></tr> </table> <p>This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</p>	Source:	RenderCS, BlitterCS													
Source:	RenderCS, BlitterCS																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Value</b></th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Name</b></th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;"><b>Description</b></th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;">Never Forward</td><td style="padding: 2px;">Never forward the message to GUC.</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">Always Forward</td><td style="padding: 2px;">Always forward the message to GUC unconditionally.</td></tr> <tr> <td style="padding: 2px;">2h</td><td style="padding: 2px;">Conditionally Forward</td><td style="padding: 2px;">Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td style="padding: 2px;">3h</td><td style="padding: 2px;">Reserved</td><td style="padding: 2px;"></td></tr> </tbody> </table>			<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
<b>Value</b>	<b>Name</b>	<b>Description</b>															
0h	Never Forward	Never forward the message to GUC.															
1h	Always Forward	Always forward the message to GUC unconditionally.															
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.															
3h	Reserved																

## **DISPLAY\_MESSAGE\_FORWARD\_STATUS - Display Message Forward Status Register**

<span style="font-size: 1.5em;">5:4</span>  <span style="font-size: 1.5em;">3:2</span>  <span style="font-size: 1.5em;">1:0</span>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3"><b>Display Plane C Flip Done Message Forward</b></th> </tr> <tr> <th colspan="2">Source:</th> <td>RenderCS, BlitterCS</td> </tr> <tr> <th colspan="3">This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</th> </tr> </thead> <tbody> <tr> <th style="background-color: #e0e0ff;"><b>Value</b></th><th style="background-color: #e0e0ff;"><b>Name</b></th><th style="background-color: #e0e0ff;"><b>Description</b></th></tr> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3"><b>Display Plane B Flip Done Message Forward</b></th> </tr> <tr> <th colspan="2">Source:</th> <td>RenderCS, BlitterCS</td> </tr> <tr> <th colspan="3">This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</th> </tr> </thead> <tbody> <tr> <th style="background-color: #e0e0ff;"><b>Value</b></th><th style="background-color: #e0e0ff;"><b>Name</b></th><th style="background-color: #e0e0ff;"><b>Description</b></th></tr> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3"><b>Display Plane A Flip Done Message Forward</b></th> </tr> <tr> <th colspan="2">Source:</th> <td>RenderCS, BlitterCS</td> </tr> <tr> <th colspan="3">This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.</th> </tr> </thead> <tbody> <tr> <th style="background-color: #e0e0ff;"><b>Value</b></th><th style="background-color: #e0e0ff;"><b>Name</b></th><th style="background-color: #e0e0ff;"><b>Description</b></th></tr> <tr> <td>0h</td><td>Never Forward</td><td>Never forward the message to GUC.</td></tr> <tr> <td>1h</td><td>Always Forward</td><td>Always forward the message to GUC unconditionally.</td></tr> <tr> <td>2h</td><td>Conditionally Forward</td><td>Forward the message to GUC only when the corresponding context is switched out.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	<b>Display Plane C Flip Done Message Forward</b>			Source:		RenderCS, BlitterCS	This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.			<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved		<b>Display Plane B Flip Done Message Forward</b>			Source:		RenderCS, BlitterCS	This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.			<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved		<b>Display Plane A Flip Done Message Forward</b>			Source:		RenderCS, BlitterCS	This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.			<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Never Forward	Never forward the message to GUC.	1h	Always Forward	Always forward the message to GUC unconditionally.	2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.	3h	Reserved	
<b>Display Plane C Flip Done Message Forward</b>																																																																									
Source:		RenderCS, BlitterCS																																																																							
This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.																																																																									
<b>Value</b>	<b>Name</b>	<b>Description</b>																																																																							
0h	Never Forward	Never forward the message to GUC.																																																																							
1h	Always Forward	Always forward the message to GUC unconditionally.																																																																							
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.																																																																							
3h	Reserved																																																																								
<b>Display Plane B Flip Done Message Forward</b>																																																																									
Source:		RenderCS, BlitterCS																																																																							
This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.																																																																									
<b>Value</b>	<b>Name</b>	<b>Description</b>																																																																							
0h	Never Forward	Never forward the message to GUC.																																																																							
1h	Always Forward	Always forward the message to GUC unconditionally.																																																																							
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.																																																																							
3h	Reserved																																																																								
<b>Display Plane A Flip Done Message Forward</b>																																																																									
Source:		RenderCS, BlitterCS																																																																							
This field has the HW flag for forwarding the Flip Done message to GUC by CS when execlists are enabled.																																																																									
<b>Value</b>	<b>Name</b>	<b>Description</b>																																																																							
0h	Never Forward	Never forward the message to GUC.																																																																							
1h	Always Forward	Always forward the message to GUC unconditionally.																																																																							
2h	Conditionally Forward	Forward the message to GUC only when the corresponding context is switched out.																																																																							
3h	Reserved																																																																								

## DS Invocation Counter

DS_INVOCATION_COUNT - DS Invocation Counter		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1		
Address: 02308h		
This register stores the number of domain points shaded by the DS threads. Domain points which hit in the DS cache will not cause this register to increment. Note that the spawning of a DS thread which shades two domain points will cause this counter to increment by two. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:32	<b>DS Invocation Count UDW</b> Number of domain points shaded by the DS threads. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS
	31:0	<b>DS Invocation Count LDW</b> Number of domain points shaded by the DS threads. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS

## DX9 Constants Not Consumed By RCS

<b>DX9CONST_PRODUCE_COUNT - DX9 Constants Not Consumed By RCS</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	02484h	
<p>This register keeps track of the outstanding DX9 Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
DWord	Bit	Description
0	31:0	<p><b>DX9 Constants Produce Count</b></p> <p>This register keeps track of the outstanding DX9 Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore.</p>

## DX9 Constants Prsed By RCS

<b>DX9CONST_PARSE_COUNT - DX9 Constants Prsed By RCS</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1  Address: 02494h		
This register keeps track of the DX9 Constant commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has DX9 Pool Alloc Valid. DX9 parse count should be less then equal to the DX9 produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. DX9 Parse count is subtracted from the DX9 Produce Count upon parsing 3D_PRIMITIVE command. This register is part of the render context save and restore. This register should not be programmed by SW.		
DWord	Bit	Description
0	31:0	<b>DX9 Constants Produce Count</b> This register keeps track of the DX9 Constant commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has DX9 Pool Alloc Valid. DX9 parse count should be less then equal to the DX9 produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. DX9 Parse count is subtracted from the DX9 Produce Count upon parsing 3D_PRIMITIVE command.

## ECO Bits - Bus Reset Domain with lock bit

ECOBUS - ECO Bits - Bus Reset Domain with lock bit				
DWord	Bit	Description		
0	31	<b>ECO Bits - Bus Reset Domain - LOCK BIT</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table>	Access:	R/W Lock
Access:	R/W Lock			
30	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
29	<b>Flush and block gfx pipes during cpd enter</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = GFX Pipes will not be blocked during CPD enter      1 = GFX Pipes will be blocked and flushed during CPD enter. They will be unblocked again during CPD exit.      This bit must not be set to 1</p>	Access:	R/W Lock	
Access:	R/W Lock			
28	<b>Block gfx from accessing memory during cpd enter</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = GFX will not be blocked from accessing memory during CPD enter      1 = GFX will be blocked from accessing memory (go=0) during CPD enter. They will be unblocked again during CPD exit (go=1).</p>	Access:	R/W Lock	
Access:	R/W Lock			
27:26	<b>ECO Bits - Bus Reset Domain1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process.      pmcr_eco_busrst[26:25]</p>	Access:	R/W Lock	
Access:	R/W Lock			
25	<b>CPD GAM GO Messaging Enable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = No GO Messages to GAM during CPD enter/exit flows (including slice shutdown)      (default)      1 = GO Messages to GAM will occur during CPD enter/exit flows (including slice shutdown)</p>	Access:	R/W Lock	
Access:	R/W Lock			

## ECOBUS - ECO Bits - Bus Reset Domain with lock bit

24:0	<b>ECO Bits - Bus Reset Domain0</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">R/W Lock</td></tr> </table>	Access:	R/W Lock
Access:	R/W Lock		
<b>Description</b>			
<p>Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process.</p> <p>pmcr_eco_busrst[24:0]</p> <p>----</p> <p>[21] = 1 VCS/CS/BCS Idleness, as well as CP/MBC/DT Idleness required for RC6 entry</p> <p>[21] = 0 VCS/CS/BCS Idleness required for RC6 entry</p> <p>----</p> <p>[20] - Chicken bit to disable Compensation of RC counters during CPD</p> <p>[19] - Chicken bit to disable Compensation of RP UPEI counter during CPD</p> <p>[18] - Chicken bit to disable Compensation of RP DOWNEI counter during CPD</p> <p>1 - Disable compensation</p> <p>0 - Enable compensation of respective counters</p> <p>----</p> <p>[17] - Chicken bit to disable Context Save/Restore for WIDI (Win unit)</p> <p>1 -- Disable WIDI Context Save/Restore</p> <p>0 -- Enable WIDI Context Save/Restore (Default)</p> <p>----</p> <p>[16:15] -- Bits to indicate how many EU's, in each SubSlice, to bring up as part of Render Standby exit</p> <p>00 -- Bring up 8 EU's (Default)</p> <p>01 -- Bring up only 6 EU's</p> <p>10 -- Bring up only 4 EU's</p> <p>11 -- Bring up just 2 EU's</p> <p>----</p> <p>[14:0] are spare bits for ECO process.</p> <p>----</p>			

## ECO Bits - Device Reset Domain

ECODEV - ECO Bits - Device Reset Domain								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	0A184h-0A187h							
DWord	Bit	Description						
0	31:0	<p><b>ECODEV</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process.</td></tr> <tr> <td colspan="2">pmcr_eco_bits[31:0]</td></tr> </table>	Access:	R/W	Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process.		pmcr_eco_bits[31:0]	
Access:	R/W							
Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process.								
pmcr_eco_bits[31:0]								

## ECO Message Register

ECO_MSG - ECO Message Register				
DWord	Bit	Description		
0	15	<p><b>Placeholder for ECO Bit 15</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ECO Bits 1'b0 : &lt;default&gt; Register definition will be modified if ECOs are required.</p>	Access:	R/W
Access:	R/W			
14	<p><b>Placeholder for ECO Bit 14</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ECO Bits 1'b0 : &lt;default&gt; Register definition will be modified if ECOs are required.</p>	Access:	R/W	
Access:	R/W			
13	<p><b>Placeholder for ECO Bit 13</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ECO Bits 1'b0 : &lt;default&gt; Register definition will be modified if ECOs are required.</p>	Access:	R/W	
Access:	R/W			
12	<p><b>Placeholder for ECO Bit 12</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ECO Bits 1'b0 : &lt;default&gt; Register definition will be modified if ECOs are required.</p>	Access:	R/W	
Access:	R/W			
11	<p><b>Placeholder for ECO Bit 11</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ECO Bits 1'b0 : &lt;default&gt; Register definition will be modified if ECOs are required.</p>	Access:	R/W	
Access:	R/W			
10	<p><b>Placeholder for ECO Bit 10</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ECO Bits 1'b0 : &lt;default&gt; Register definition will be modified if ECOs are required.</p>	Access:	R/W	
Access:	R/W			

ECO_MSG - ECO Message Register		
	9	<b>Placeholder for ECO Bit 9</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	8	<b>Placeholder for ECO Bit 8</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	7	<b>Placeholder for ECO Bit 7</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	6	<b>Placeholder for ECO Bit 6</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	5	<b>Placeholder for ECO Bit 5</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	4	<b>Placeholder for ECO Bit 4</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	3	<b>Placeholder for ECO Bit 3</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	2	<b>Placeholder for ECO Bit 2</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	1	<b>Placeholder for ECO Bit 1</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.
	0	<b>Placeholder for ECO Bit 0</b> Access: R/W ECO Bits 1'b0 : <default> Register definition will be modified if ECOs are required.

## ECO Reserved

ECOResrv - ECO Reserved			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000000		
Size (in bits):	32		
Address:	09898h		
ECO Reserved bits			
DWord	Bit	Description	
0	31:0	<b>ECO Reserved Bits</b>	Access: R/WC

## ECREQ

ECREQ - ECREQ						
DWord	Bit	Description				
0	31:1	<b>SPARE</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Spare bits for Duty cycle control feature.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					
0	0	<b>Energy Count Request</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>WO</td></tr> </table> <p>WO access type of this register means that it will always return a zero when read.  A write will generate a one CZ clock wide pulse to indicate that Punit requests for Gunit to push the energy counters.  This pulse will only be created when both the data attempted to be written is one and when the byte enables allow the write.</p>	Default Value:	0b	Access:	WO
Default Value:	0b					
Access:	WO					

## Element Descriptor Register

ELEM_DESCRIPTOR - Element Descriptor Register		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000, 0x00000000		
Access: RO		
Size (in bits): 64		
Address: 04500h		
Name: BCS Element Descriptor Register		
ShortName: BCS_ELEM_DESCRIPTOR		
Address: 04400h		
Name: RCS Element Descriptor Register		
ShortName: RCS_ELEM_DESCRIPTOR		
Address: 04440h		
Name: VCS Element Descriptor Register		
ShortName: VCS_ELEM_DESCRIPTOR		
Address: 044C0h		
Name: VECS Element Descriptor Register		
ShortName: VECS_ELEM_DESCRIPTOR		
Element Information: The register is populated by command streamer and consumed by GAM		
DWord	Bit	Description
0	63:32	<b>Context ID</b> Context identification number assigned to separate this context from others. Context IDs need to be recycled in such a way that there could not be two active context with the same ID. This is a unique identification number by which a context is identified and referenced
	31:12	<b>LRCA</b> Command Streamer Only
	11:9	<b>Function Number</b> GFX device is considered to be on Bus0 with device number of 2. Function number is normally assigned as "0" however for gfx virtualization; there would be different function numbers which needs to be attached to context. Not used in Gen8.

## ELEM\_DESCRIPTOR - Element Descriptor Register

	8	<b>Privileged Context / GGTT vs PPGTT mode</b> In Legacy Context: Defines the page tables to be used. This is how page walker come to know PPGTT vs GGTT selection for the entire context. In Advanced Context: Defines the privilege level for the context															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td>Use Global GTT (In Legacy Context) User Mode Context (In Advanced Context)</td></tr> <tr> <td>1h</td><td></td><td>Use Per-Process GTT (In Legacy Context) Supervisor Mode Context (In Advanced Context)</td></tr> </tbody> </table>	Value	Name	Description	0h	[Default]	Use Global GTT (In Legacy Context) User Mode Context (In Advanced Context)	1h		Use Per-Process GTT (In Legacy Context) Supervisor Mode Context (In Advanced Context)						
Value	Name	Description															
0h	[Default]	Use Global GTT (In Legacy Context) User Mode Context (In Advanced Context)															
1h		Use Per-Process GTT (In Legacy Context) Supervisor Mode Context (In Advanced Context)															
	7:6	<b>Fault Model</b>															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>00h</td><td>[Default]</td><td>Fault and Hang (chicken bit to survive). Same mode as gen7.5</td></tr> <tr> <td>01h</td><td></td><td>Fault and Halt/Wait. Same mode as gen7.5</td></tr> <tr> <td>10h</td><td></td><td>Fault and Stream and Switch</td></tr> <tr> <td>11h</td><td></td><td>Fault and Continue (reserved for gen8) - does not generate a page request to IOMMU.</td></tr> </tbody> </table>	Value	Name	Description	00h	[Default]	Fault and Hang (chicken bit to survive). Same mode as gen7.5	01h		Fault and Halt/Wait. Same mode as gen7.5	10h		Fault and Stream and Switch	11h		Fault and Continue (reserved for gen8) - does not generate a page request to IOMMU.
Value	Name	Description															
00h	[Default]	Fault and Hang (chicken bit to survive). Same mode as gen7.5															
01h		Fault and Halt/Wait. Same mode as gen7.5															
10h		Fault and Stream and Switch															
11h		Fault and Continue (reserved for gen8) - does not generate a page request to IOMMU.															
	5	<b>Deeper IA coherency Support</b> In Advanced Context: Defines the level of IA coherency															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td>IA coherency is provided at LLC level for all streams of GPU (i.e. gen7.5 like mode)</td></tr> <tr> <td>1h</td><td></td><td>IA coherency is provided at L3 level for EU data accesses of GPU</td></tr> </tbody> </table>	Value	Name	Description	0h	[Default]	IA coherency is provided at LLC level for all streams of GPU (i.e. gen7.5 like mode)	1h		IA coherency is provided at L3 level for EU data accesses of GPU						
Value	Name	Description															
0h	[Default]	IA coherency is provided at LLC level for all streams of GPU (i.e. gen7.5 like mode)															
1h		IA coherency is provided at L3 level for EU data accesses of GPU															
	4	<b>A and D Support / 32 and 64b Address Support</b> In Legacy Context: Defines 32b vs 64b (48b canonical) addressing format In Advanced Context: Defines A/D bit support															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td>32b addressing format (In Legacy Context) A/D bit management in page tables is NOT supported (In Advanced Context)</td></tr> <tr> <td>1h</td><td></td><td>64b (48b canonical) addressing format (In Legacy Context) A/D bit management in page tables is supported (In Advanced Context)</td></tr> </tbody> </table>	Value	Name	Description	0h	[Default]	32b addressing format (In Legacy Context) A/D bit management in page tables is NOT supported (In Advanced Context)	1h		64b (48b canonical) addressing format (In Legacy Context) A/D bit management in page tables is supported (In Advanced Context)						
Value	Name	Description															
0h	[Default]	32b addressing format (In Legacy Context) A/D bit management in page tables is NOT supported (In Advanced Context)															
1h		64b (48b canonical) addressing format (In Legacy Context) A/D bit management in page tables is supported (In Advanced Context)															
	3	<b>Context Type: Legacy vs Advanced</b> Defines the context type. Note that: Bits [8:4] differs in functions when legacy vs advanced context modes are selected.															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td>Advanced Context: Defines the rest of the advanced capabilities (i.e. OS page table support, fault models...). Note that advanced context is not bounded to GPGPU.</td></tr> <tr> <td>1h</td><td></td><td>Legacy Context: Defines the context as legacy mode which is similar to prior generations of gen8.</td></tr> </tbody> </table>	Value	Name	Description	0h	[Default]	Advanced Context: Defines the rest of the advanced capabilities (i.e. OS page table support, fault models...). Note that advanced context is not bounded to GPGPU.	1h		Legacy Context: Defines the context as legacy mode which is similar to prior generations of gen8.						
Value	Name	Description															
0h	[Default]	Advanced Context: Defines the rest of the advanced capabilities (i.e. OS page table support, fault models...). Note that advanced context is not bounded to GPGPU.															
1h		Legacy Context: Defines the context as legacy mode which is similar to prior generations of gen8.															

## ELEM\_DESCRIPTOR - Element Descriptor Register

	2	<b>FR</b> Command Streamer Specific												
	1	<b>Scheduling Mode</b> <table border="1"> <tr> <td colspan="2">Project:</td> <td></td> </tr> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> <tr> <td>0h</td> <td>[Default]</td> <td>Indicates execlist mode of scheduling.</td> </tr> <tr> <td>1h</td> <td></td> <td>Indicates Ring Buffer mode of scheduling.</td> </tr> </table>	Project:			Value	Name	Description	0h	[Default]	Indicates execlist mode of scheduling.	1h		Indicates Ring Buffer mode of scheduling.
Project:														
Value	Name	Description												
0h	[Default]	Indicates execlist mode of scheduling.												
1h		Indicates Ring Buffer mode of scheduling.												
	0	<b>Valid</b> Indicates that element descriptor is valid. If GAM is programmed with an invalid descriptor, it will continue but flag an error.												

## Error\_Identity\_Reg

<b>EIR - Error_Identity_Reg</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	020B0h-020B3h					
Name:	Error Identity Register					
ShortName:	EIR_RCSUNIT					
Address:	120B0h-120B3h					
Name:	Error Identity Register					
ShortName:	EIR_VCSUNIT0					
Address:	1A0B0h-1A0B3h					
Name:	Error Identity Register					
ShortName:	EIR_VECSUNIT					
Address:	1C0B0h-1C0B3h					
Name:	Error Identity Register					
ShortName:	EIR_VCSUNIT1					
Address:	220B0h-220B3h					
Name:	Error Identity Register					
ShortName:	EIR_BCSUNIT					
Address:	1820B0h					
Error Identity. This register contains the persistent values of ESR error status bits that are unmasked via the EMR register. The logical OR of all (defined) bits in this register is reported in the Master Error bit of the Interrupt Status Register (ISR). In order to clear an error condition, software must first clear the error by writing a 1 to the appropriate bit(s) in this field. If required, software should then proceed to clear the Master Error bit of the IIR						
DWord	Bit	Description				
0	31:7	<b>RESERVED</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved</td><td></td></tr> </table>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					
Reserved						
	6	<b>Gunit_TLB_DataE</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> </table>	Default Value:	0b		
Default Value:	0b					

## EIR - Error\_Identity\_Reg

		Access:	R/W One Clear
Set if Gunit TLB has a data valid error			
5	<b>Gunit_TLB_PTE</b>	Default Value:	0b
		Access:	R/W One Clear
Set if Gunit TLB has a PTE translation error.			
4	<b>PAGE_TABLE_ERROR</b>	Default Value:	0b
		Access:	R/W One Clear
PTE: This bit is set when a Graphics Memory Mapping Error is detected and it's not EMR masked. The cause of the error is indicated (to some extent) in the PGTBL_ER register. This error condition cannot be cleared except by reset (i.e., it is a fatalerror) $\text{mir\_EIR[4]} = (((\text{dsp\_gvd\_invldgtppe\_int\_dczfwoh} \text{ and } \sim \text{mir\_EMR[4]}) \mid \text{mir\_EIR[4]}) \text{ and } \sim (\text{sys\_wdata[4]} \text{ and } \text{mir\_write} \text{ and } \text{mirb0\_decode} \text{ and } \sim \text{sys\_data\_mask[0]}));$			
3:1	<b>RESERVED</b>	Default Value:	0h
		Access:	RO
Reserved			
0	<b>CLAIM_ERROR</b>	Default Value:	0b
		Access:	R/W One Clear
If EMR[0]=1, this bit is set when an address within Gunit address space is accessed, but no memory mapped register exists in this address. This error condition can be cleared by writing 1b to this bit. $\text{Mir\_EIR[0]} = (((\text{noRMclaim\_err} \text{ and } \sim \text{mir\_EMR[0]}) \mid \text{mir\_EIR[0]}) \text{ and } \sim (\text{sys\_wdata[0]} \text{ and } \text{mir\_write} \text{ and } \text{mirb0\_decode} \text{ and } \sim \text{sys\_data\_mask[0]}));$			

## Error\_Mask\_Reg

EMR - Error_Mask_Reg		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000071 Size (in bits): 32		
Address: 020B4h-020B7h Name: Error Mask Register ShortName: EMR_RCSUNIT		
Address: 120B4h-120B7h Name: Error Mask Register ShortName: EMR_VCSUNIT0		
Address: 1A0B4h-1A0B7h Name: Error Mask Register ShortName: EMR_VECSUNIT		
Address: 1C0B4h-1C0B7h Name: Error Mask Register ShortName: EMR_VCSUNIT1		
Address: 220B4h-220B7h Name: Error Mask Register ShortName: EMR_BCSUNIT		
Address: 1820B4h		
Error Mask. This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR		
DWord	Bit	Description
0	31:7	<b>RESERVED</b>
		Default Value: 0000000h Access: RO Reserved
	6	<b>Gunit_TLB_DataE</b>
		Default Value: 1b Access: R/W 1 = Masked. This error will neither be reported in the EIR, nor set the master error condition in the IIR. 0 = Unmasked. This interrupt will be reported in the EIR and will set the master error condition in the IIR.

## EMR - Error\_Mask\_Reg

5	<b>Gunit_TLB_PTE</b>	
	Default Value:	1b
	Access:	R/W
		1 = Masked. This error will neither be reported in the EIR, nor set the master error condition in the IIR. 0 = Unmasked. This interrupt will be reported in the EIR and will set the master error condition in the IIR.
4	<b>PAGE_TABLE_ERROR</b>	
	Default Value:	1b
	Access:	R/W
		1 = Masked. This error will neither be reported in the EIR, nor set the master error condition in the IIR. 0 = Unmasked. This interrupt will be reported in the EIR and will set the master error condition in the IIR.
3:1	<b>RESERVED</b>	
	Default Value:	0h
	Access:	RO
	Reserved	
0	<b>CLAIM_ERROR</b>	
	Default Value:	1b
	Access:	R/W
		1 = Masked. This error will neither be reported in the EIR, nor set the master error condition in the IIR. 0 = Unmasked. This interrupt will be reported in the EIR and will set the master error condition in the IIR.

## Error\_Status\_Reg

ESR - Error_Status_Reg		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 020B8h-020BBh Name: Error Status Register ShortName: ESR_RCSUNIT		
Address: 120B8h-120BBh Name: Error Status Register ShortName: ESR_VCSUNIT0		
Address: 1A0B8h-1A0BBh Name: Error Status Register ShortName: ESR_VECSUNIT		
Address: 1C0B8h-1C0BBh Name: Error Status Register ShortName: ESR_VCSUNIT1		
Address: 220B8h-220BBh Name: Error Status Register ShortName: ESR_BCSUNIT		
Address: 1820B8h		
Error Status. This register contains the non-persistent values of all hardware-detected error condition bits.		
DWord	Bit	Description
0	31:7	<b>RESERVED</b>
		Default Value: 0000000h Access: RO Reserved
	6	<b>Gunit_TLB_DataE</b>
		Default Value: 0b Access: RO 1 = This error condition currently exists. 0 = This error condition currently does not exist

## ESR - Error\_Status\_Reg

	5	<b>Gunit_TLB_PTE</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>1 = This error condition currently exists. 0 = This error condition currently does not exist</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	4	<b>PAGE_TABLE_ERROR</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>1 = This error condition currently exists. 0 = This error condition currently does not exist(Was reported based on 0x18_2024h "OR".</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	3:1	<b>RESERVED</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	0h	Access:	RO
Default Value:	0h					
Access:	RO					
	0	<b>CLAIM_ERROR</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>No RMbus claim occurred. Logging the error. 1 = This error condition currently exists. 0 = This error condition currently does not exist. Internal Gunit 'noRMclaim_err' wire from RMbus master.</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					

## Error Identity Register

EIR - Error Identity Register					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	RenderCS				
Default Value:	0x00000000				
Access:	R/W, RO				
Size (in bits):	32				
Address:	020B0h				
The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a 1 to the appropriate bit(s)), except for the unrecoverable bits described.)					
Restriction					
Restriction <a href="https://vthsdiind.intel.com/hsd/gen9lp/bug_de/default.aspx?bug_de_id=2131892">https://vthsdiind.intel.com/hsd/gen9lp/bug_de/default.aspx?bug_de_id=2131892</a> : EIR register contents are not power or render context save/restored. EIR register contents of an engine will get lost when the corresponding graphics engine (Render, Video, Video Enhancement, Blitter) is power down.					
DWord	Bit	Description			
0	31:16	<b>Reserved</b> Format: <input type="text"/> MBZ			
	15:0	<b>Error Identity Bits</b> Format: <input type="text"/> Array of Error condition bits See the table titled Hardware-Detected Error Bits. This register contains the persistent values of ESR error status bits that are unmasked via the EMR register. (See Table Table 3-3. Hardware-Detected Error Bits). The logical OR of all (defined) bits in this register is reported in the Master Error bit of the Interrupt Status Register. In order to clear an error condition, software must first clear the error by writing a 1 to the appropriate bit(s) in this field. If required, software should then proceed to clear the Master Error bit of the IIR. Reserved bits are RO. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1h</td><td>Error occurred</td></tr> </tbody> </table>	Value	Name	1h
Value	Name				
1h	Error occurred				
Programming Notes					
Writing a 1 to a set bit will cause that error condition to be cleared. However, neither the Page Table Error bit (Bit 4) nor the Instruction Error bit (Bit 0) can be cleared except by reset (i.e., it is a fatal error).					

## Error Mask Register

EMR - Error Mask Register														
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0xFFFFFFFF Access: R/W, RO Size (in bits): 32														
Address: 020B4h														
The EMR register is used by software to control which Error Status Register bits are masked or unmasked. Unmasked bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. Masked bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts. Reserved bits are RO.														
DWord	Bit	Description												
0	31:8	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>FFFFFh</td></tr> <tr> <td>Format:</td><td>Must Be One</td></tr> </table> <p><b>Programming Notes</b></p> <p>These bits are not implemented in HW and must be set to '1'</p>	Default Value:	FFFFFh	Format:	Must Be One								
Default Value:	FFFFFh													
Format:	Must Be One													
<b>Error Mask Bits</b> <table border="1"> <tr> <td>Format:</td><td>Array of error condition mask bits See the table titled Hardware-Detected Error Bits.</td></tr> </table> <p>This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>FFh</td><td>[Default]</td><td></td></tr> <tr> <td>0h</td><td>Not Masked</td><td>Will be reported in the EIR</td></tr> <tr> <td>1h</td><td>Masked</td><td>Will not be reported in the EIR</td></tr> </tbody> </table>	Format:	Array of error condition mask bits See the table titled Hardware-Detected Error Bits.	Value	Name	Description	FFh	[Default]		0h	Not Masked	Will be reported in the EIR	1h	Masked	Will not be reported in the EIR
Format:	Array of error condition mask bits See the table titled Hardware-Detected Error Bits.													
Value	Name	Description												
FFh	[Default]													
0h	Not Masked	Will be reported in the EIR												
1h	Masked	Will not be reported in the EIR												

## Error Reporting Register

ERR - Error Reporting Register				
DWord	Bit	Description		
0	31:5	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved.</p>	Access:	RO
Access:	RO			
	4	<b>First Content Buffer Ready 0</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>First Content Buffer Ready 0 (FRSNTBFR0).      First Content Buffer Ready: This bit gets set by the HW when the buffer is completely filled up and cleared by the driver when the contents of this buffer are copied out of memory.      Is set by lpfc_lpconf_buffer0_ready (pulse).      lpconf_lpfc_buffer0_ready (static signal to lpfc).</p>	Access:	R/W
Access:	R/W			
	3	<b>Second Buffer ready slice 0</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Second Content Buffer Ready slice 0 (SCNBFR0).      Second Content Buffer Ready: This bit gets set by the HW when the buffer is completely filled up and cleared by the driver when the contents of this buffer are copied out of memory.      Is set by lpfc_lpconf_buffer1_ready (pulse).      lpconf_lpfc_buffer1_ready (static signal to lpfc).</p>	Access:	R/W
Access:	R/W			
	2	<b>Write Expire Error Slice 0</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Write Expired Error slice 0 (WEERRO).      Write Expired Error: If DMA controller could not get a chance to push the write of 64Bytes to LTSEQ and data gets clobbered with the new expiration of the save timer, this error bit is set to indicate something went wrong.      Signal -lpfc_lpconf_wrexp_error.</p>	Access:	R/W
Access:	R/W			
	1	<b>Buffer full Error Slice 0</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Buffer full Error Slice 0 (BFFLERR0).      Set by lpfc_lpconf_error_buffer_full.      When all buffers are full lpfc sets this bit or if only 1 buffer is enabled then lpfc sets this bit when the buffer is full.</p>	Access:	R/W
Access:	R/W			

## ERR - Error Reporting Register

	0	<b>Reserved</b>		
		Access:		RO
		Reserved.		

## Error Status Register

ESR - Error Status Register							
DWord	Bit	Description					
0	31:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ						
15:0	<p><b>Error Status Bits</b></p> <table border="1"> <tr> <td>Format:</td><td>Array of error condition bits See the table titled Hardware-Detected Error Bits.</td></tr> </table> <p>This register contains the non-persistent values of all hardware-detected error condition bits.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1h</td><td>Error Condition Detected</td></tr> </tbody> </table>	Format:	Array of error condition bits See the table titled Hardware-Detected Error Bits.	Value	Name	1h	Error Condition Detected
Format:	Array of error condition bits See the table titled Hardware-Detected Error Bits.						
Value	Name						
1h	Error Condition Detected						

## EU Mask Programming

TD_PM_MODE_EUCOUNT - EU Mask Programming						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: WO Size (in bits): 32						
Address: 0E4F8h Name: EU Mask Programming Slice 0 ShortName: TD_PM_MODE_EUCOUNT_S0 Valid Projects: CHV, BSW						
Address: 0E5F8h Name: EU Mask Programming Slice 1 ShortName: TD_PM_MODE_EUCOUNT_S1 Valid Projects: CHV, BSW						
Address: 0E6F8h Name: EU Mask Programming Slice 2 ShortName: TD_PM_MODE_EUCOUNT_S2 Valid Projects: CHV, BSW						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
23	<b>SubSlice 2 EU 7 Enable</b> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable			
Format:	Enable					
22	<b>SubSlice 2 EU 6 Enable</b> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable			
Format:	Enable					
21	<b>SubSlice 2 EU 5 Enable</b> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable			
Format:	Enable					
20	<b>SubSlice 2 EU 4 Enable</b> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable			
Format:	Enable					
19	<b>SubSlice 2 EU 3 Enable</b> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable			
Format:	Enable					
18	<b>SubSlice 2 EU 2 Enable</b> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable			
Format:	Enable					

## TD\_PM\_MODE\_EUCOUNT - EU Mask Programming

		Format: Enable
17	<b>SubSlice 2 EU 1 Enable</b>	Format: Enable
16	<b>SubSlice 2 EU 0 Enable</b>	Format: Enable
15	<b>SubSlice 1 EU 7 Enable</b>	Format: Enable
14	<b>SubSlice 1 EU 6 Enable</b>	Format: Enable
13	<b>SubSlice 1 EU 5 Enable</b>	Format: Enable
12	<b>SubSlice 1 EU 4 Enable</b>	Format: Enable
11	<b>SubSlice 1 EU 3 Enable</b>	Format: Enable
10	<b>SubSlice 1 EU 2 Enable</b>	Format: Enable
9	<b>SubSlice 1 EU 1 Enable</b>	Format: Enable
8	<b>SubSlice 1 EU 0 Enable</b>	Format: Enable
7	<b>SubSlice 0 EU 7 Enable</b>	Format: Enable
6	<b>SubSlice 0 EU 6 Enable</b>	Format: Enable
5	<b>SubSlice 0 EU 5 Enable</b>	Format: Enable
4	<b>SubSlice 0 EU 4 Enable</b>	Format: Enable
3	<b>SubSlice 0 EU 3 Enable</b>	Format: Enable
2	<b>SubSlice 0 EU 2 Enable</b>	Format: Enable
1	<b>SubSlice 0 EU 1 Enable</b>	Format: Enable

**TD\_PM\_MODE\_EUCOUNT - EU Mask Programming**

	0	<b>SubSlice 0 EU 0 Enable</b>	
		Format:	Enable

## EU Metrics for Event0 High

<b>EUMETRICSEVENT0H - EU Metrics for Event0 High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	138134h					
Upper 32 bits of the EU Metrics Event0						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event0 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event0</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event0 Low

EUMETRICSEVENT0L - EU Metrics for Event0 Low						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event0 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event0</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event0						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event1 High

EUMETRICSEVENT1H - EU Metrics for Event1 High						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 13813Ch						
Upper 32 bits of the EU Metrics Event1						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event1 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event1</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event1 Low

EUMETRICSEVENT1L - EU Metrics for Event1 Low		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 138138h		
Lower 14 bits of the EU Metrics Event1		
DWord	Bit	Description
0	31:18	<b>EUMetrics, Event1 Low</b>
		Default Value: 0000h
		Access: RO
	Contains lower 14 bits of EU Metrics, Event1	
	17:0	<b>Reserved</b>
	Default Value: 00000h	
	Access: RO	
	Reserved	

## EU Metrics for Event2 High

<b>EUMETRICSEVENT2H - EU Metrics for Event2 High</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	138144h							
Upper 32 bits of the EU Metrics Event2								
DWord	Bit	Description						
0	31:0	<b>EUMetrics, Event2 High</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains Upper 32 bits of EU Metrics, Event2</td></tr> </table>	Default Value:	00000000h	Access:	RO	Contains Upper 32 bits of EU Metrics, Event2	
Default Value:	00000000h							
Access:	RO							
Contains Upper 32 bits of EU Metrics, Event2								

## EU Metrics for Event2 Low

EUMETRICSEVENT2L - EU Metrics for Event2 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138140h						
Lower 14 bits of the EU Metrics Event2						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event2 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event2</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event2						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event3 High

<b>EUMETRICSEVENT3H - EU Metrics for Event3 High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	13814Ch					
Upper 32 bits of the EU Metrics Event3						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event3 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event3</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event3 Low

EUMETRICSEVENT3L - EU Metrics for Event3 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138148h						
Lower 14 bits of the EU Metrics Event3						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event3 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event3</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event3						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event4 High

EUMETRICSEVENT4H - EU Metrics for Event4 High						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138154h						
Upper 32 bits of the EU Metrics Event4						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event4 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event4</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event4 Low

EUMETRICSEVENT4L - EU Metrics for Event4 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138150h						
Lower 14 bits of the EU Metrics Event4						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event4 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event4</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event4						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event5 High

EUMETRICSEVENT5H - EU Metrics for Event5 High						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 13815Ch						
Upper 32 bits of the EU Metrics Event5						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event5 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event5</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event5 Low

EUMETRICSEVENT5L - EU Metrics for Event5 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138158h						
Lower 14 bits of the EU Metrics Event5						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event5 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event5</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event5						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event6 High

<b>EUMETRICSEVENT6H - EU Metrics for Event6 High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	138164h					
Upper 32 bits of the EU Metrics Event6						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event6 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event6</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event6 Low

EUMETRICSEVENT6L - EU Metrics for Event6 Low		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 138160h		
Lower 14 bits of the EU Metrics Event6		
DWord	Bit	Description
0	31:18	<b>EUMetrics, Event6 Low</b>
		Default Value: 0000h
		Access: RO
Contains lower 14 bits of EU Metrics, Event6		
0	17:0	<b>Reserved</b>
		Default Value: 0000h
		Access: RO
		Reserved

## EU Metrics for Event7 High

EUMETRICSEVENT7H - EU Metrics for Event7 High						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 13816Ch						
Upper 32 bits of the EU Metrics Event7						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event7 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event7</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event7 Low

EUMETRICSEVENT7L - EU Metrics for Event7 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138168h						
Lower 14 bits of the EU Metrics Event7						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event7 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event7</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event7						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event8 High

<b>EUMETRICSEVENT8H - EU Metrics for Event8 High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	138174h					
Upper 32 bits of the EU Metrics Event8						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event8 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event8</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event8 Low

EUMETRICSEVENT8L - EU Metrics for Event8 Low		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 138170h		
Lower 14 bits of the EU Metrics Event8		
DWord	Bit	Description
0	31:18	<b>EUMetrics, Event8 Low</b>
		Default Value: 0000h
		Access: RO
Contains lower 14 bits of EU Metrics, Event8		
0	17:0	<b>Reserved</b>
		Default Value: 0000h
		Access: RO
		Reserved

## EU Metrics for Event9 High

EUMETRICSEVENT9H - EU Metrics for Event9 High						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 13817Ch						
Upper 32 bits of the EU Metrics Event9						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event9 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event9</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event9 Low

EUMETRICSEVENT9L - EU Metrics for Event9 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138178h						
Lower 14 bits of the EU Metrics Event9						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event9 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event9</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event9						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event10 High

EUMETRICSEVENT10H - EU Metrics for Event10 High						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138184h						
Upper 32 bits of the EU Metrics Event10						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event10 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event10</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event10 Low

EUMETRICSEVENT10L - EU Metrics for Event10 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138180h						
Lower 14 bits of the EU Metrics Event10						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event10 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event10</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event10						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event11 High

EUMETRICSEVENT11H - EU Metrics for Event11 High						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 13818Ch						
Upper 32 bits of the EU Metrics Event11						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event11 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event11</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event11 Low

EUMETRICSEVENT11L - EU Metrics for Event11 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138188h						
Lower 14 bits of the EU Metrics Event11						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event11 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event11</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event11						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## EU Metrics for Event12 High

EUMETRICSEVENT12H - EU Metrics for Event12 High						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138194h						
Upper 32 bits of the EU Metrics Event12						
DWord	Bit	Description				
0	31:0	<p><b>EUMetrics, Event12 High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Contains Upper 32 bits of EU Metrics, Event12</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## EU Metrics for Event12 Low

EUMETRICSEVENT12L - EU Metrics for Event12 Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138190h						
Lower 14 bits of the EU Metrics Event12						
DWord	Bit	Description				
0	31:18	<b>EUMetrics, Event12 Low</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Contains lower 14 bits of EU Metrics, Event12</td></tr> </table>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
Contains lower 14 bits of EU Metrics, Event12						
	17:0	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
Reserved						

## Event selection and base counters

<b>LPFCREG2 - Event selection and base counters</b>																																																																				
Register Space:	MMIO: 0/2/0																																																																			
Project:	CHV, BSW																																																																			
Source:	PRM																																																																			
Default Value:	0x00000000																																																																			
Size (in bits):	32																																																																			
Address:	0B00Ch																																																																			
DWord	Bit	Description																																																																		
0	31:24	<p><b>Counter 7 client</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Incf_Lpfc_cnt7_client[7:0].Client Encoding (hex):</td> </tr> <tr> <td colspan="2">GAFS Rd 00</td> </tr> <tr> <td colspan="2">GAFS Wr 01</td> </tr> <tr> <td colspan="2">HDC0 Data Rd 02</td> </tr> <tr> <td colspan="2">HDC0 Const Rd 03</td> </tr> <tr> <td colspan="2">HDC0 URB Rd 04</td> </tr> <tr> <td colspan="2">HDC0 Data Wr 05</td> </tr> <tr> <td colspan="2">HDC0 URB Wr 06</td> </tr> <tr> <td colspan="2">HDC1 Data Rd 07</td> </tr> <tr> <td colspan="2">HDC1 Const Rd 08</td> </tr> <tr> <td colspan="2">HDC1 URB Rd 09</td> </tr> <tr> <td colspan="2">HDC1 Data Wr 0A</td> </tr> <tr> <td colspan="2">HDC1 URB Wr 0B</td> </tr> <tr> <td colspan="2">TDL0 Rd 0C</td> </tr> <tr> <td colspan="2">TDL1 Rd 0D</td> </tr> <tr> <td colspan="2">Tex0 Rd 0E</td> </tr> <tr> <td colspan="2">Tex1 Rd 0F</td> </tr> <tr> <td colspan="2">Tex2 Rd (reserved) 10</td> </tr> <tr> <td colspan="2">Tex3 Rd (reserved) 11</td> </tr> <tr> <td colspan="2">SBE Rd 12</td> </tr> <tr> <td colspan="2">IC0 Rd 13</td> </tr> <tr> <td colspan="2">IC1 Rd 14</td> </tr> <tr> <td colspan="2">SARB Rd 15</td> </tr> <tr> <td colspan="2">Aggregated Tex 16</td> </tr> <tr> <td colspan="2">SLM0 Rd 17</td> </tr> <tr> <td colspan="2">SLM1 Rd 18</td> </tr> <tr> <td colspan="2">SLM0 Wr 19</td> </tr> <tr> <td colspan="2">SLM1 Wr 1A</td> </tr> <tr> <td colspan="2">SLM0 Atomics 1B</td> </tr> <tr> <td colspan="2">SLM1 Atomics 1C</td> </tr> <tr> <td colspan="2">Reserved 1D</td> </tr> <tr> <td colspan="2">Reserved 1E</td> </tr> </table>	Access:	R/W	Incf_Lpfc_cnt7_client[7:0].Client Encoding (hex):		GAFS Rd 00		GAFS Wr 01		HDC0 Data Rd 02		HDC0 Const Rd 03		HDC0 URB Rd 04		HDC0 Data Wr 05		HDC0 URB Wr 06		HDC1 Data Rd 07		HDC1 Const Rd 08		HDC1 URB Rd 09		HDC1 Data Wr 0A		HDC1 URB Wr 0B		TDL0 Rd 0C		TDL1 Rd 0D		Tex0 Rd 0E		Tex1 Rd 0F		Tex2 Rd (reserved) 10		Tex3 Rd (reserved) 11		SBE Rd 12		IC0 Rd 13		IC1 Rd 14		SARB Rd 15		Aggregated Tex 16		SLM0 Rd 17		SLM1 Rd 18		SLM0 Wr 19		SLM1 Wr 1A		SLM0 Atomics 1B		SLM1 Atomics 1C		Reserved 1D		Reserved 1E	
Access:	R/W																																																																			
Incf_Lpfc_cnt7_client[7:0].Client Encoding (hex):																																																																				
GAFS Rd 00																																																																				
GAFS Wr 01																																																																				
HDC0 Data Rd 02																																																																				
HDC0 Const Rd 03																																																																				
HDC0 URB Rd 04																																																																				
HDC0 Data Wr 05																																																																				
HDC0 URB Wr 06																																																																				
HDC1 Data Rd 07																																																																				
HDC1 Const Rd 08																																																																				
HDC1 URB Rd 09																																																																				
HDC1 Data Wr 0A																																																																				
HDC1 URB Wr 0B																																																																				
TDL0 Rd 0C																																																																				
TDL1 Rd 0D																																																																				
Tex0 Rd 0E																																																																				
Tex1 Rd 0F																																																																				
Tex2 Rd (reserved) 10																																																																				
Tex3 Rd (reserved) 11																																																																				
SBE Rd 12																																																																				
IC0 Rd 13																																																																				
IC1 Rd 14																																																																				
SARB Rd 15																																																																				
Aggregated Tex 16																																																																				
SLM0 Rd 17																																																																				
SLM1 Rd 18																																																																				
SLM0 Wr 19																																																																				
SLM1 Wr 1A																																																																				
SLM0 Atomics 1B																																																																				
SLM1 Atomics 1C																																																																				
Reserved 1D																																																																				
Reserved 1E																																																																				

## LPFCREG2 - Event selection and base counters

	Reserved 1F FF Stalls 20 HDC Stalls 21 TDL Stalls 22 Texture Stalls 23 IC Stalls 24 SBE Stalls 25 SLM Stalls 26 Bank0 Total Hits 40 Bank0 Total Cycles 41 Bank0 Total Rds 42 Bank0 Total Wrs 43 Bank0 FF Rds 44 Bank0 FF Wrs 45 Bank0 DC Rds 46 Bank0 DC Wrs 47 Bank0 DC Hits 48 rsvd 49 Bank0 Tex Rds 4A Bank0 Tex Hits 4B Bank0 IC Rds 4C Bank0 IC Hits 4D Reserved 4E Reserved 4F Bank1 Events 50-5F (except 59-reserved) Bank2 Events 60-6F(except 69-reserved) Bank3 Events 70-7F(except 79-reserved) MSC Rd 80 MSC Wr 81 STC Rd 82 STC Wr 83 Hiz Rd 84 Hiz Wr 85 RCZ Rd 86 RCZ Wr 87 RCC Rd 88 RCC Wr 89 LTCD0 Err Corr EE LTCD1 Err Corr EF LTCD2 Err Corr F0 LTCD3 Err Corr F1 LTCD0 Err UnCorr F2 LTCD1 Err UnCorr F3 LTCD2 Err UnCorr F4 LTCD3 Err UnCorr F5
--	--

## LPFCREG2 - Event selection and base counters

		Counter#7 Client Selection: This field controls which client's request stream is observed in counter#7.		
23:16	<b>Counter 6 client</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Incf_lpfc_cnt6_client[7:0].Counter#6 Client Selection: This field controls which client's request stream is observed in counter#6.</p>	Access:	R/W
Access:	R/W			
15:8	<b>Counter 5 client</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Incf_lpfc_cnt5_client[7:0].Counter#5 Client Selection: This field controls which client's request stream is observed in counter#5.</p>	Access:	R/W
Access:	R/W			
7:0	<b>Counter 4 client</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Incf_lpfc_cnt4_client[7:0].Counter#4 Client Selection: This field controls which client's request stream is observed in counter#4.</p>	Access:	R/W
Access:	R/W			

## Event Selection and Base Counters1

LPFCREG1 - Event Selection and Base Counters1				
DWord	Bit	Description		
0	31:24	<p><b>Counter 3 client</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Incf_lpfc_cnt3_client[7:0].Counter#3 Client Selection: This field controls which client's request stream is observed in counter#3.</p>	Access:	R/W
Access:	R/W			
23:16	<p><b>Counter 2 client</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Incf_lpfc_cnt2_client[7:0].Counter#2 Client Selection: This field controls which client's request stream is observed in counter#2.</p>	Access:	R/W	
Access:	R/W			
15:8	<p><b>Counter 1 Client</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Incf_lpfc_cnt1_client[7:0].Counter#1 Client Selection: This field controls which client's request stream is observed in counter#1.</p>	Access:	R/W	
Access:	R/W			
7:0	<p><b>Counter0 Client</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Incf_lpfc_cnt0_client[7:0].Counter#0 Client Selection: This field controls which client's request stream is observed in counter#0.</p>	Access:	R/W	
Access:	R/W			

## Exec-List Context Offset

<b>CXT_EL_OFFSET - Exec-List Context Offset</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00010000 Access: Read/32 bit Write Only Size (in bits): 32			
Address: 021ACh			
Address: 121ACh-121AFh Name: Exec-List Context Offset ShortName: CXT_EL_OFFSET_VCSUNIT0			
Address: 1A1ACh-1A1AFh Name: Exec-List Context Offset ShortName: CXT_EL_OFFSET_VECSUNIT			
Address: 1C1ACh-1C1AFh Name: Exec-List Context Offset ShortName: CXT_EL_OFFSET_VCSUNIT1			
Address: 221ACh-221AFh Name: Exec-List Context Offset ShortName: CXT_EL_OFFSET_BCSUNIT			
This register provides the layout format of LRCA in Exec-List mode of scheduling. Each field represents its location in 4KB offset from LRCA base address. Register gets initialized to default value coming out of reset. This register is for debug mode usage and SW must not program this register.			
DWord	Bit	Description	
0	31:20	<b>Reserved</b>	
		Format:	MBZ
	19:16	<b>Ring Context Offset</b>	
		Default Value:	1h
	15:4	Project:	CHV, BSW
		Format:	MBZ
	3:0	<b>PerProcess HW Status Page Offset</b>	
		Default Value:	0h
		Project:	CHV, BSW

## Execlist Status

EXECLIST_STATUS - Execlist Status						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000001, 0x00000000					
Access:	RO					
Size (in bits):	64					
Address:	02234h-0223Bh					
Name:	RCS Execlist Status					
ShortName:	EXECLIST_STATUS_RCSUNIT					
Address:	12234h-1223Bh					
Name:	RCS Execlist Status					
ShortName:	EXECLIST_STATUS_VCSUNIT0					
Address:	1A234h-1A23Bh					
Name:	RCS Execlist Status					
ShortName:	EXECLIST_STATUS_VECSUNIT					
Address:	1C234h-1C23Bh					
Name:	RCS Execlist Status					
ShortName:	EXECLIST_STATUS_VCSUNIT1					
Address:	22234h-2223Bh					
Name:	RCS Execlist Status					
ShortName:	EXECLIST_STATUS_BCSUNIT					
This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED).						
DWord	Bit	Description				
0	63:32	<b>Current Context ID</b> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">Contains the context ID of the currently running context.</td></tr> </table>	Format:	U32	Contains the context ID of the currently running context.	
	Format:	U32				
	Contains the context ID of the currently running context.					
31:30	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ	
Project:	CHV, BSW					
Format:	MBZ					
29:27	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ					

## EXECLIST\_STATUS - Execlist Status

	26:19	<b>Reserved</b>											
		Project:	CHV, BSW										
		Format:	MBZ										
	18	<b>Execlist 0 Active</b>											
		Format:	U1										
		RL0 valid and actively being processed by HW. This bit is for additional debug purpose.											
	17	<b>Execlist 1 Active</b>											
		Project:	CHV, BSW										
		Format:	U1										
		RL1 valid and actively being processed by HW. This bit is for additional debug purpose.											
	16	<b>Arbitration Enable</b>											
		Project:	CHV, BSW										
		Format:	U1										
		This field reflects the Arbitration Flag set by the MI_ARB_ON_OFF command in Command Streamer.											
	15:14	<b>Current Active Element Status</b>											
		Project:	CHV, BSW										
		Format:	U2										
		Points at the element being executed in current Execlist (if there is one).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>No Active Element being executed</td> </tr> <tr> <td>01b</td> <td>Element0 of current execlist being executed</td> </tr> <tr> <td>10b</td> <td>Element1 of current execlist being executed</td> </tr> <tr> <td>11b</td> <td>Reserved</td> </tr> </tbody> </table>		Value	Name	00b	No Active Element being executed	01b	Element0 of current execlist being executed	10b	Element1 of current execlist being executed	11b	Reserved
Value	Name												
00b	No Active Element being executed												
01b	Element0 of current execlist being executed												
10b	Element1 of current execlist being executed												
11b	Reserved												
	13:5	<b>Last Context Switch Reason</b>											
		Project:	CHV, BSW										
		Access:	R/W										
		Format:	U9										
		This field contains the switch reason for the last context to switch away, as captured in the Context Status Dword, bits 8:0.											
		<b>Programming Notes</b>											
		This field should not written by SW.											

## EXECLIST\_STATUS - Execlist Status

		<b>Execlist 0 Valid</b>											
	4	<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Flag</td></tr> </table> <p>This bit is set when the first DW for this Execlist port 0 is written through the submission port, and will not be cleared till the CSB is updated and the command stream is switching to the next execution list. If no execution list is pending, the transition of this bit from one to zero guarantees there will be no preemption on the next submission.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Invalid <b>[Default]</b></td></tr> <tr> <td>1</td><td>Valid</td></tr> </tbody> </table>	Project:	CHV, BSW	Format:	Flag	Value	Name	0	Invalid <b>[Default]</b>	1	Valid	
Project:	CHV, BSW												
Format:	Flag												
Value	Name												
0	Invalid <b>[Default]</b>												
1	Valid												
	3	<b>Execlist 1 Valid</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Flag</td></tr> </table> <p>This bit is set when the first DW for this Execlist port 1 is written through the submission port, and will not be cleared till the CSB is updated and the command stream is switching to the next execution list. If no execution list is pending, the transition of this bit from one to zero guarantees there will be no preemption on the next submission.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Invalid <b>[Default]</b></td></tr> <tr> <td>1</td><td>Valid</td></tr> </tbody> </table>	Project:	CHV, BSW	Format:	Flag	Value	Name	0	Invalid <b>[Default]</b>	1	Valid	
Project:	CHV, BSW												
Format:	Flag												
Value	Name												
0	Invalid <b>[Default]</b>												
1	Valid												
	2	<b>Execlist Queue Full</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table> <p>When [Execlist Write Pointer] and [Current Execlist Pointer] are equal, this bit differentiates between Queue Full and Queue Empty.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Execlist Queue Empty <b>[Default]</b></td><td></td></tr> <tr> <td>1</td><td>Execlist Queue Full</td><td>There is a current and a pending execlist.</td></tr> </tbody> </table>	Project:	CHV, BSW	Value	Name	Description	0	Execlist Queue Empty <b>[Default]</b>		1	Execlist Queue Full	There is a current and a pending execlist.
Project:	CHV, BSW												
Value	Name	Description											
0	Execlist Queue Empty <b>[Default]</b>												
1	Execlist Queue Full	There is a current and a pending execlist.											
	1	<b>Execlist Write Pointer</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>ExeclistContentsIndex</td></tr> </table> <p>Determines which Execlist will be the next submitted to. When a new execlist is submitted, this pointer increments to point to the next execlist slot.</p>	Project:	CHV, BSW	Format:	ExeclistContentsIndex							
Project:	CHV, BSW												
Format:	ExeclistContentsIndex												
	0	<b>Current Execlist Pointer</b> <table border="1"> <tr> <td>Default Value:</td><td>1h</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>ExeclistContentsIndex</td></tr> </table> <p>Points at the currently executing Execlist (if there is one). This pointer advances when the first context of new execlist is restored.</p>	Default Value:	1h	Project:	CHV, BSW	Format:	ExeclistContentsIndex					
Default Value:	1h												
Project:	CHV, BSW												
Format:	ExeclistContentsIndex												

## Execlist Submit Port Register

<b>EXECLIST_SUBMITPORT - Execlist Submit Port Register</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	WO
Size (in bits):	32
Address:	02230h-02233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_RCSUNIT
Address:	12230h-12233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT0
Address:	1A230h-1A233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VECSUNIT
Address:	1C230h-1C233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_VCSUNIT1
Address:	22230h-22233h
Name:	Execlist Submit Port Register
ShortName:	EXECLIST_SUBMITPORT_BCSUNIT
SW should submit a new pending execlist to this register. The DWs of the context descriptors must be written in a specific order: Element 1 must be written first and then Element 0. For each Element, DW1 must be written first followed by DW0. Context descriptors for both the elements must be written even if only one context are being submitted. The valid bits of the unused context descriptors should be set to 0.	
<b>Order of DW Submission to the Execlist Port</b>	
Element 1, High Dword	
Element 1, Low Dword	
Element 0, High Dword	
Element 0, Low Dword	
If a execlist of only one element is being submitted, it must be submitted in Element 0. It is UNDEFINED to submit a execlist with the valid bit of Element 0 clear (an "empty" execlist). It is possible that one or all of the contexts submitted in a execlists are "empty"; that is, have head and tail pointers equal to each other indicating no commands to be run. All of the valid bits in the Execlist Element Status Registers for the "about to be submitted" execlist will be cleared when the first DW (DW1 of Element 1) is written to the submit port.	

## EXECLIST\_SUBMITPORT - Exelist Submit Port Register

Submission of the Element 0 Context Descriptor low Dword with the valid bit set is interpreted as a request to switch (as soon as possible) to the new exelist, i.e., a pre-emption request.

If a submitted Exelist's Element 0 Context Descriptor LRCA matches the LRCA of the currently executing context, then the newly submitted exelist will become the currently executing exelist without any context switch and without any impact to the executing context except that it will re-sample the tail pointer from the context image. This is done in case more commands have been inserted into its ring buffer between the first exelist submission and the 2nd.

Programming Notes	Source
SW must ensure the contexts submitted to both the context descriptors in the exelist are different, i.e SW must not submit the same context descriptor to both the elements of the exelist.	
SW must follow below programming sequence for ELSP submission in host mode of scheduling and not required for GUC based scheduling. SW must set Force Wakeup bit to prevent GT from entering C6 while ELSP writes are in progress. Ex: Set Force Wakeup Program ELSP writes Reset Force Wakeup	
<b>Render CS Only:</b> Command Streamer triggers IDLE sequence flows for RDOP(CG on un-successful Semaphore Waits and Wait for Display Events when "Inhibit Synchronous Context Switch" is set in CTXT_SR_CTL register. As part of IDLE flows CS flushes the Write Caches (Z, Color, HDC). While IDLE flush in progress context switch can happen due to pending exelist submitted and when this condition occurs CS might not issue context switch flush resulting in RO caches not invalidated (State, Texture, Instruction, Constant).	RenderCS
To WA above issue, SW must always program a valid BB_PER_CTX_PTR for every context submitted with a PIPE_CONTROL command to invalidate all RO caches.	
PIPE_CONTROL with below bits set in it:  Instruction Cache Invalidate Enable Texture Cache Invalidate Enable Constant Cache Invalidate Enable State Cache Invalidate Enable	
[All Command Streamers]: When SW intends to use semaphore signaling between Command streamers, SW must avoid lite restores in HW by programming Force Restore bit to '1' in context descriptor during context submission, this is required to avoid known HW issue.	

Workaround	Source
Workaround:  SW must always ensure there are valid commands to be executed by HW on a context submission, i.e ring buffer head pointer must not be equal to the ring buffer head pointer on context submission to HW for execution.	RenderCS

## EXECLIST\_SUBMITPORT - Exelist Submit Port Register

### Additional Note:

This WA need not be applied when the arbitration is not disabled prior to executing "Batch Buffer Per Context Pointer" as part of context restore. Arbitration can be disabled prior to executing "Batch Buffer Per Context Pointer" by programming MI\_ARB\_ON\_OFF (arbitration disable) in indirect context pointer.

### Workaround:

SW must always ensure a preempted context submitted to HW doesn't undergo lite restore due to the same context getting submitted on the next Exelist submission.

This can be achieved by setting "Force Restore Bit" in the context descriptor of the context getting submitted and if the same context is known to be submitted to HW for execution on the earlier Exelist submission Or

SW on submitting a **preempted** context must wait for the context to switch out before submitting the same context to the Exelist Submit Port.

### Note:

This WA need not be applied when "Force Sync Command Ordering" bit of INSTPM register is not disabled (programmed to value '0') during execution of "Batch Buffer Per Context Pointer" during context restore. "Force Sync Command Ordering" can be disabled prior to or during execution of "Batch Buffer Per Context Pointer" by programming INSTPM register using MI\_LOAD\_REGISTER\_IMM command in Indirect Context Pointer or in "Batch Buffer Per Context Pointer".

Disabling of "Force Sync Command Ordering" during "Batch Buffer Per Context Pointer" execution was required to address Resource Streamer related preemption issue on HSD 1912487, this WA is not applied when Resource Streamer (RS) is not enabled or when a Resource Streamer enabled context is not preemptable.

DWord	Bit	Description		
0	31:0	<p><b>Context Descriptor DW</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Context Descriptor</td> </tr> </table> <p>See "Context Descriptor Format" for format. The element that this DW is submitted as and whether it is the high DW or the low DW is determined by order. This register must be written to 4 times in order to submit a exelist.</p>	Format:	Context Descriptor
Format:	Context Descriptor			

## Execute Condition Code Register

EXCC - Execute Condition Code Register		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W, RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	02028h	
Address:	12028h-1202Bh	
Name:	Execute Condition Code Register	
ShortName:	EXCC_VCSUNIT0	
Address:	1A028h-1A02Bh	
Name:	Execute Condition Code Register	
ShortName:	EXCC_VECSUNIT	
Address:	1C028h-1C02Bh	
Name:	Execute Condition Code Register	
ShortName:	EXCC_VCSUNIT1	
Address:	22028h-2202Bh	
Name:	Execute Condition Code Register	
ShortName:	EXCC_BCSUNIT	
This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded a ring is enabled into arbitration when the selected condition evaluates to a 0. This register also contains control for the invalidation of indirect state pointers on context restore.		
DWord	Bit	Description
0	31:16	<b>Mask Bits</b>
		Format:
		These bits serve as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.
	15	<b>Reserved</b>
		Project:
		Format:
		MBZ

## EXCC - Execute Condition Code Register

	14	<b>Context Wait for V-blank on Pipe-C</b>				
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> </table> <p>This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe C Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.</p>	Project:	CHV, BSW		
Project:	CHV, BSW					
<b>Context Wait for V-blank on Pipe-B</b>						
	13	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> </table> <p>This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe B Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.</p>	Project:	CHV, BSW		
Project:	CHV, BSW					
<b>Context Wait for V-blank on Pipe-A</b>						
	12	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> </table> <p>This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe A Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW.</p>	Project:	CHV, BSW		
Project:	CHV, BSW					
<b>Pending Indirect State Dirty Bit</b>						
	11	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This field keeps track of whether or not an indirect state pointer command has been parsed in the current context. Clears either on a context save or explicitly through a flush command. This bit is Read Only.</p>	Project:	CHV, BSW	Access:	RO
Project:	CHV, BSW					
Access:	RO					
<b>Pending Indirect State Counter</b>						
	10:7	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> </table> <p>This field keeps track of the maximum number of indirect state pointers pending in the system. When the register is saved/restored, it saves either a value of 1 or 0. This field is Read-Only.</p>	Project:	CHV, BSW		
Project:	CHV, BSW					
<b>Reserved</b>						
	6:5	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ		
Format:	MBZ					
<b>User Defined Condition Codes</b>						
	4:0	<p>The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT_FOR_EVENT (Semaphore).</p>				

## FAULT\_TLB\_RD\_DATA0 Register

FAULT_TLB_RD_DATA0 - FAULT_TLB_RD_DATA0 Register								
DWord	Bit	Description						
0	31:0	<b>FAULT_TLB_READ_DATA0 Register</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Fault cycle Virtual address [43:12]</td></tr> </table>	Default Value:	00000000h	Access:	RO	Fault cycle Virtual address [43:12]	
Default Value:	00000000h							
Access:	RO							
Fault cycle Virtual address [43:12]								

## FAULT\_TLB\_RD\_DATA1 Register

FAULT_TLB_RD_DATA1 - FAULT_TLB_RD_DATA1 Register												
DWord	Bit	Description										
0	31:0	<b>FAULT_TLB_READ_DATA1 Register</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Bit[31:5] Reserved</td><td></td></tr> <tr> <td>Bit[4] Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle)</td><td></td></tr> <tr> <td>Bit[3:0] Fault cycle Virtual address [47:44]</td><td></td></tr> </table>	Default Value:	00000000h	Access:	RO	Bit[31:5] Reserved		Bit[4] Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle)		Bit[3:0] Fault cycle Virtual address [47:44]	
Default Value:	00000000h											
Access:	RO											
Bit[31:5] Reserved												
Bit[4] Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle)												
Bit[3:0] Fault cycle Virtual address [47:44]												

## Fault Switch Out

<b>FAULT_SO - Fault Switch Out</b>		
Register Space: MMIO: 0/2/0		
Project: CHV		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 04590h		
DWord	Bit	Description
0	31:0	<b>Fault Switch Out</b>
		Default Value: 0000000h
		Access: R/W

## FBC\_RT\_BASE\_ADDR\_REGISTER

FBC_RT_BASE_ADDR_REGISTER - FBC_RT_BASE_ADDR_REGISTER			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32			
Address: 07020h Valid Projects: CHV, BSW			
This Register is saved and restored as part of Context.			
DWord	Bit	Description	
0	31:12	<b>FBC RT Base Address</b>	
		Access:	R/W
		Format:	PPGraphicsAddress[31:12]
4KB aligned Base Address as mapped in the PPGTT or in the GTT for the render target. This base address must be the one that is either front buffer or the back-buffer (a flip target). It must be programmed before any draw call binding that render target base address.			
0	11:2	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
1	1	<b>FBC Front Buffer Target</b>	
		Project:	CHV, BSW
		Access:	R/W
		Format:	Enable
Value	Name	Description	
0h	[Default]	FBC is targeting the Back Buffer for compression. This buffer can be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.	
1h		FBC is targeting the Font Buffer for compression. This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush.	

## FBC\_RT\_BASE\_ADDR\_REGISTER - FBC\_RT\_BASE\_ADDR\_REGISTER

	0	<b>PPGTT Render Target Base Address Valid for FBC</b>									
		Project: CHV, BSW									
		Access: R/W									
		Format: Enable									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>Base address in this register [31:12] is not valid and therefore FBC will not get any modifications from rendering.</td> </tr> <tr> <td>1h</td> <td></td> <td>Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.</td> </tr> </tbody> </table>	Value	Name	Description	0h	[Default]	Base address in this register [31:12] is not valid and therefore FBC will not get any modifications from rendering.	1h		Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.
Value	Name	Description									
0h	[Default]	Base address in this register [31:12] is not valid and therefore FBC will not get any modifications from rendering.									
1h		Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.									

## FBC\_RT\_BASE\_ADDR\_REGISTER\_UPPER

<b>FBC_RT_BASE_ADDR_REGISTER_UPPER -</b> <b>FBC_RT_BASE_ADDR_REGISTER_UPPER</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32						
DWord	Bit	Description				
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC
Access:	R/W					
Format:	PBC					
	15:0	<b>FBC RT Base Address High</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>BaseAddress[47:32]</td> </tr> </table> <p>Must be set to modify corresponding data bit. Reads to this field returns zero. Upper 4KB aligned Base Address as mapped in the PPGTT or in the GTT for the render target. This base address must be the one that is either front buffer or the back-buffer (a flip target). It can be only programmed once per context.</p>	Access:	R/W	Format:	BaseAddress[47:32]
Access:	R/W					
Format:	BaseAddress[47:32]					
		<b>Programming Notes</b>				
		It must be programmed before any draw call binding that render target base address.				

## FD

FD - FD								
DWord	Bit	Description						
0	31:1	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reserved</td> <td></td> </tr> </table>	Default Value:	00000000h	Access:	RO	Reserved	
Default Value:	00000000h							
Access:	RO							
Reserved								
0	0	<b>FUNCTION_DISABLE</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p><b>Description</b></p> <p>FD:      0 : Default - normal operation.      1 : When set, the function is disabled (configuration space is disabled). All new requests on the IOSF Primary bus, including any new configuration cycle requests are not claimed on IOSF Primary. This bit has no effect register accessibility via IOSF SB. Once programmed to '1', the only way to re-enable device 2 is via an IOSF SB write of '0' to this register.</p> <p>CHV, BSW: Wire is sent to PSF for decode purposes gvd_psf_dev2disable_nczfwoh.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							

## FF Performance

FF_PERF - FF Performance														
DWord	Bit	Description												
0	31:16	<b>Mask</b> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Project:	All	Access:	WO	Format:	Mask[15:0]						
Project:	All													
Access:	WO													
Format:	Mask[15:0]													
	15:11	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Access:</td> <td>r/w</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Project:	All	Access:	r/w	Format:	PBC						
Project:	All													
Access:	r/w													
Format:	PBC													
	10:8	<b>Throttle counter value</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Access:</td> <td>r/w</td> </tr> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>Counter value defining how many clocks the interface needs to be slowed down.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>Masked by default.</td> </tr> </tbody> </table>	Project:	CHV, BSW	Access:	r/w	Format:	Disable	Value	Name	Description	0h	[Default]	Masked by default.
Project:	CHV, BSW													
Access:	r/w													
Format:	Disable													
Value	Name	Description												
0h	[Default]	Masked by default.												
	7:3	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Access:</td> <td>r/w</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Project:	CHV, BSW	Access:	r/w	Format:	PBC						
Project:	CHV, BSW													
Access:	r/w													
Format:	PBC													

## FF\_PERF - FF Performance

	2	<b>Enable throttling for SF-WM interface</b>									
		Access: <span style="float: right;">r/w</span> Format: <span style="float: right;">Disable</span>									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;"><b>Value</b></th> <th style="text-align: center; background-color: #e0e0ff;"><b>Name</b></th> <th style="text-align: center; background-color: #e0e0ff;"><b>Description</b></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">Disable</td><td>No throttling</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">Enable</td><td>Enable throttling in all SF-WM interfaces</td></tr> </tbody> </table>	<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Disable	No throttling	1h	Enable	Enable throttling in all SF-WM interfaces
<b>Value</b>	<b>Name</b>	<b>Description</b>									
0h	Disable	No throttling									
1h	Enable	Enable throttling in all SF-WM interfaces									
	1	<b>Enable throttling for SF-SBE interface</b>									
		Access: <span style="float: right;">r/w</span> Format: <span style="float: right;">Disable</span>									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;"><b>Value</b></th> <th style="text-align: center; background-color: #e0e0ff;"><b>Name</b></th> <th style="text-align: center; background-color: #e0e0ff;"><b>Description</b></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">Disable</td><td>No throttling</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">Enable</td><td>Enable throttling in all SF-SBE interfaces</td></tr> </tbody> </table>	<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Disable	No throttling	1h	Enable	Enable throttling in all SF-SBE interfaces
<b>Value</b>	<b>Name</b>	<b>Description</b>									
0h	Disable	No throttling									
1h	Enable	Enable throttling in all SF-SBE interfaces									
	0	<b>Enable throttling for CL-SF interface</b>									
		Access: <span style="float: right;">r/w</span> Format: <span style="float: right;">Disable</span>									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;"><b>Value</b></th> <th style="text-align: center; background-color: #e0e0ff;"><b>Name</b></th> <th style="text-align: center; background-color: #e0e0ff;"><b>Description</b></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">Disable</td><td>No throttling</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">Enable</td><td>Enable throttling in all CL-SF interfaces</td></tr> </tbody> </table>	<b>Value</b>	<b>Name</b>	<b>Description</b>	0h	Disable	No throttling	1h	Enable	Enable throttling in all CL-SF interfaces
<b>Value</b>	<b>Name</b>	<b>Description</b>									
0h	Disable	No throttling									
1h	Enable	Enable throttling in all CL-SF interfaces									

## First Buffer Size and Start

FBSS - First Buffer Size and Start					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32					
Address: 0B420h					
LPFCREG02 - First Buffer Size and Start					
DWord	Bit	Description			
0	31:16	<p><b>First Virtual Buffer Base</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>First Virtual Buffer Base: Programmed by driver to allocate a memory space for performance data storage. The buffer size should be aligned to the size of the memory allocated so it naturally aligns to the base (i.e. for 128KB bit[16]=0, 256KB bit[17:16]=0, 512KB bit[18:16]=0).  Signal - <code>Ipconf_Ipfc_virtual_base0 [31:16]</code>.</p>	Access:	R/W	
Access:	R/W				
15:12	<p><b>First Buffer Size</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>First Buffer Size: Determines the allowed buffer size for performance data storage.  0000b: 64KB.  0001b: 128KB.  0010b: 256KB.  0011b: 512KB.  ...  1111b: 2GB.  Signal - <code>Ipconf_Ipfc_buffer_size0 [3:0]</code>.</p>	Access:	R/W		
Access:	R/W				
11:3	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved.</p>	Project:	CHV, BSW	Access:	RO
Project:	CHV, BSW				
Access:	RO				

## FBSS - First Buffer Size and Start

		<b>Frame count and Draw call enable</b>												
	2	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>Enables the replacement of a specific L3 performance counter value in the reported data with a 16-bit tag created from the concatenation of the "Frame Count" and "Draw Call Number" programmable bitfields in the "Frame Count and Draw Call Number" register.</p> <p>The exact counter replaced is dependent on the programmed value of the "Counter Enabling Selection" bitfield. The replaced counter is always the last one, except in the case only a single performance counter is enabled for reporting (in which no replacement occurs):</p> <table border="1" style="margin-top: 5px;"> <thead> <tr> <th style="text-align: left; padding: 2px;">CNTRENSEL Value</th><th style="text-align: left; padding: 2px;">Replaced Event Counter</th></tr> </thead> <tbody> <tr> <td style="padding: 2px; text-align: center;">00</td><td style="padding: 2px; text-align: center;">No Replacement</td></tr> <tr> <td style="padding: 2px; text-align: center;">01</td><td style="padding: 2px; text-align: center;">Counter 1</td></tr> <tr> <td style="padding: 2px; text-align: center;">10</td><td style="padding: 2px; text-align: center;">Counter 3</td></tr> <tr> <td style="padding: 2px; text-align: center;">11</td><td style="padding: 2px; text-align: center;">Counter 7</td></tr> </tbody> </table>	Access:	R/W	CNTRENSEL Value	Replaced Event Counter	00	No Replacement	01	Counter 1	10	Counter 3	11	Counter 7
Access:	R/W													
CNTRENSEL Value	Replaced Event Counter													
00	No Replacement													
01	Counter 1													
10	Counter 3													
11	Counter 7													
<b>CTX Save Chicken</b>														
	1	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>Disable the context save and FLush Done sequencing fix athika.</p> <p>0: (default) context save and FLush Done is sequenced.</p> <p>1: set this bit if the context save and FLush Done sequencing needs to be disabled.</p> <p>This bit was initially used for LPFC dual buffer mode.</p> <p>Using this bit for ECO purpose.</p>	Access:	R/W										
Access:	R/W													
	0	<b>Master Counter Enable</b> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>Master Counter Enable: This is the global enable for performance tracking. Once set, it kicks off all performance tracking mechanism.</p> <p>Signal - lpconf_lpfc_master_cnt_en.</p> <p>This bit is used by all slices.</p>	Access:	R/W										
Access:	R/W													

## Flexible EU Event Control 0

<b>EU_PERF_CNT_CTL0 - Flexible EU Event Control 0</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0E458h						
This register configures flexible EU event 0/1. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
23:20	<b>Fine Event Filter Select EU event 1</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 1. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
19:16	<b>Coarse Event Filter Select EU event 1</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 1. Note that the coarse event filter is logically applied before the fine event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
15:12	<b>Increment Event for EU event 1</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 1.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
11:8	<b>Fine Event Filter Select EU event 0</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 0. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
7:4	<b>Coarse Event Filter Select EU event 0</b>					

<b>EU_PERF_CNT_CTL0 - Flexible EU Event Control 0</b>			
		Project:	CHV, BSW
		Format:	U4
This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 0. Note that the coarse event filter is logically applied before the fine event filter.			
3:0	<b>Increment Event for EU event 0</b>		
	Project:	CHV, BSW	
	Format:	U4	
This field controls which increment event provides the basis for flexible EU event 0.			

## Flexible EU Event Control 1

<b>EU_PERF_CNT_CTL1 - Flexible EU Event Control 1</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0E558h						
This register configures flexible EU event 2/3. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
23:20	<b>Fine Event Filter Select EU event 3</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 3. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
19:16	<b>Coarse Event Filter Select EU event 3</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 3. Note that the coarse event filter is logically applied before the fine event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
15:12	<b>Increment Event for EU event 3</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 3.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
11:8	<b>Fine Event Filter Select EU event 2</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 2. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					

## EU\_PERF\_CNT\_CTL1 - Flexible EU Event Control 1

	7:4	<b>Coarse Event Filter Select EU event 2</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 2. Note that the coarse event filter is logically applied before the fine event filter.				
	<b>Increment Event for EU event 2</b>					
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
	This field controls which increment event provides the basis for flexible EU event 2.					

## Flexible EU Event Control 2

<b>EU_PERF_CNT_CTL2 - Flexible EU Event Control 2</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0E658h						
This register configures flexible EU event 4/5. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
23:20	<b>Fine Event Filter Select EU event 5</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 5. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
19:16	<b>Coarse Event Filter Select EU event 5</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 5. Note that the coarse event filter is logically applied before the fine event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
15:12	<b>Increment Event for EU event 5</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 5.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
11:8	<b>Fine Event Filter Select EU event 4</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 4. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					

## EU\_PERF\_CNT\_CTL2 - Flexible EU Event Control 2

	7:4	<b>Coarse Event Filter Select EU event 4</b>				
		<table border="1"><tr><td>Project:</td><td>CHV, BSW</td></tr><tr><td>Format:</td><td>U4</td></tr></table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 4. Note that the coarse event filter is logically applied before the fine event filter.				
	3:0	<b>Increment Event for EU event 4</b>				
		<table border="1"><tr><td>Project:</td><td>CHV, BSW</td></tr><tr><td>Format:</td><td>U4</td></tr></table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
		This field controls which increment event provides the basis for flexible EU event 4.				

## Flexible EU Event Control 3

EU_PERF_CNT_CTL3 - Flexible EU Event Control 3						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0E758h						
This register configures flexible EU event 6/7. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
23:20	<b>Fine Event Filter Select EU event 7</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 7. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
19:16	<b>Coarse Event Filter Select EU event 7</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 7. Note that the coarse event filter is logically applied before the fine event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
15:12	<b>Increment Event for EU event 7</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 7.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
11:8	<b>Fine Event Filter Select EU event 6</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 6. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					

## EU\_PERF\_CNT\_CTL3 - Flexible EU Event Control 3

	7:4	<b>Coarse Event Filter Select EU event 6</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 6. Note that the coarse event filter is logically applied before the fine event filter.				
	<b>Increment Event for EU event 6</b>					
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
	This field controls which increment event provides the basis for flexible EU event 6.					

## Flexible EU Event Control 4

EU_PERF_CNT_CTL4 - Flexible EU Event Control 4						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0E45Ch						
This register configures flexible EU event 8/9. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
23:20	<b>Fine Event Filter Select EU event 9</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 9. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
19:16	<b>Coarse Event Filter Select EU event 9</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 9. Note that the coarse event filter is logically applied before the fine event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
15:12	<b>Increment Event for EU event 9</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 9.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
11:8	<b>Fine Event Filter Select EU event 8</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 8. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
7:4	<b>Coarse Event Filter Select EU event 8</b>					

**EU\_PERF\_CNT\_CTL4 - Flexible EU Event Control 4**

		Project:	CHV, BSW
		Format:	U4
This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 8. Note that the coarse event filter is logically applied before the fine event filter.			
3:0	<b>Increment Event for EU event 8</b>	Project:	CHV, BSW
		Format:	U4
This field controls which increment event provides the basis for flexible EU event 8.			

## Flexible EU Event Control 5

<b>EU_PERF_CNT_CTL5 - Flexible EU Event Control 5</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0E55Ch						
This register configures flexible EU event 10/11. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
23:20	<b>Fine Event Filter Select EU event 11</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 11. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
19:16	<b>Coarse Event Filter Select EU event 11</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 11. Note that the coarse event filter is logically applied before the fine event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
15:12	<b>Increment Event for EU event 11</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 11.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
11:8	<b>Fine Event Filter Select EU event 10</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 10. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					

## EU\_PERF\_CNT\_CTL5 - Flexible EU Event Control 5

	7:4	<b>Coarse Event Filter Select EU event 10</b>				
		<table border="1"><tr><td>Project:</td><td>CHV, BSW</td></tr><tr><td>Format:</td><td>U4</td></tr></table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 10. Note that the coarse event filter is logically applied before the fine event filter.				
	<b>Increment Event for EU event 10</b>					
		<table border="1"><tr><td>Project:</td><td>CHV, BSW</td></tr><tr><td>Format:</td><td>U4</td></tr></table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
	This field controls which increment event provides the basis for flexible EU event 10.					

## Flexible EU Event Control 6

<b>EU_PERF_CNT_CTL6 - Flexible EU Event Control 6</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0E65Ch						
This register configures flexible EU event 12/13. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
23:20	<b>Fine Event Filter Select EU event 13</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 13. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
19:16	<b>Coarse Event Filter Select EU event 13</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 13. Note that the coarse event filter is logically applied before the fine event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
15:12	<b>Increment Event for EU event 13</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which increment event provides the basis for flexible EU event 13.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					
11:8	<b>Fine Event Filter Select EU event 12</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 12. Note that the fine event filter is logically applied after the coarse event filter.</p>	Project:	CHV, BSW	Format:	U4	
Project:	CHV, BSW					
Format:	U4					

## EU\_PERF\_CNT\_CTL6 - Flexible EU Event Control 6

	7:4	<b>Coarse Event Filter Select EU event 12</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 12. Note that the coarse event filter is logically applied before the fine event filter.				
	<b>Increment Event for EU event 12</b>					
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table>	Project:	CHV, BSW	Format:	U4
Project:	CHV, BSW					
Format:	U4					
	This field controls which increment event provides the basis for flexible EU event 12.					

## FORCE\_TO\_NONPRIV

<b>FORCE_TO_NONPRIV - FORCE_TO_NONPRIV</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00002094
Access:	R/W
Size (in bits):	32
Address:	024D0h-024D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_RCSUNIT
Address:	024D4h-024D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_RCSUNIT
Address:	024D8h-024DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_RCSUNIT
Address:	024DCh-024DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_RCSUNIT
Address:	024E0h-024E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_RCSUNIT
Address:	024E4h-024E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_RCSUNIT
Address:	024E8h-024EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_RCSUNIT
Address:	024ECh-024EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_RCSUNIT
Address:	024F0h-024F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_RCSUNIT

<b><u>FORCE_TO_NONPRIV - FORCE_TO_NONPRIV</u></b>	
Address:	024F4h-024F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_RCSUNIT
Address:	024F8h-024FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_RCSUNIT
Address:	024FCh-024FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_RCSUNIT
Address:	124D0h-124D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT0
Address:	124D4h-124D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT0
Address:	124D8h-124DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT0
Address:	124DCh-124DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT0
Address:	124E0h-124E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT0
Address:	124E4h-124E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT0
Address:	124E8h-124EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT0
Address:	124ECh-124EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT0
Address:	124F0h-124F3h
Name:	FORCE_TO_NONPRIV

<b>FORCE_TO_NONPRIV - FORCE_TO_NONPRIV</b>	
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT0
Address:	124F4h-124F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT0
Address:	124F8h-124FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT0
Address:	124FCh-124FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT0
Address:	1A4D0h-1A4D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VECSUNIT
Address:	1A4D4h-1A4D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VECSUNIT
Address:	1A4D8h-1A4DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VECSUNIT
Address:	1A4DCh-1A4DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VECSUNIT
Address:	1A4E0h-1A4E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VECSUNIT
Address:	1A4E4h-1A4E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VECSUNIT
Address:	1A4E8h-1A4EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VECSUNIT
Address:	1A4ECh-1A4EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VECSUNIT
Address:	1A4F0h-1A4F3h

<b><u>FORCE_TO_NONPRIV - FORCE_TO_NONPRIV</u></b>	
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VECSUNIT
Address:	1A4F4h-1A4F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VECSUNIT
Address:	1A4F8h-1A4FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VECSUNIT
Address:	1A4FCh-1A4FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VECSUNIT
Address:	1C4D0h-1C4D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT1
Address:	1C4D4h-1C4D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT1
Address:	1C4D8h-1C4DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT1
Address:	1C4DCh-1C4DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT1
Address:	1C4E0h-1C4E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT1
Address:	1C4E4h-1C4E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT1
Address:	1C4E8h-1C4EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT1
Address:	1C4ECh-1C4EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT1

<b>FORCE_TO_NONPRIV - FORCE_TO_NONPRIV</b>	
Address:	1C4F0h-1C4F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT1
Address:	1C4F4h-1C4F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT1
Address:	1C4F8h-1C4FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT1
Address:	1C4FCh-1C4FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT1
Address:	224D0h-224D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_BCSUNIT
Address:	224D4h-224D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_BCSUNIT
Address:	224D8h-224DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_BCSUNIT
Address:	224DCh-224DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_BCSUNIT
Address:	224E0h-224E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_BCSUNIT
Address:	224E4h-224E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_BCSUNIT
Address:	224E8h-224EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_BCSUNIT
Address:	224ECh-224EFh
Name:	FORCE_TO_NONPRIV

## FORCE\_TO\_NONPRIV - FORCE\_TO\_NONPRIV

ShortName:	FORCE_TO_NONPRIV_7_BCSUNIT
------------	----------------------------

Address:	224F0h-224F3h
----------	---------------

Name:	FORCE_TO_NONPRIV
-------	------------------

ShortName:	FORCE_TO_NONPRIV_8_BCSUNIT
------------	----------------------------

Address:	224F4h-224F7h
----------	---------------

Name:	FORCE_TO_NONPRIV
-------	------------------

ShortName:	FORCE_TO_NONPRIV_9_BCSUNIT
------------	----------------------------

Address:	224F8h-224FBh
----------	---------------

Name:	FORCE_TO_NONPRIV
-------	------------------

ShortName:	FORCE_TO_NONPRIV_10_BCSUNIT
------------	-----------------------------

Address:	224FCh-224FFh
----------	---------------

Name:	FORCE_TO_NONPRIV
-------	------------------

ShortName:	FORCE_TO_NONPRIV_11_BCSUNIT
------------	-----------------------------

These registers are privilege registers and are not allowed to be written from non-privilege batch buffer. These are global registers and power context save/restored.

### Programming Notes

RCS\_FORCE\_TO\_NONPRIV registers in render CS must be used to force the below registers to be treated as non-privileged by HW:

- 0x7700 (GLOBAL\_CLEAR\_VALUE\_0)
- 0x7704 (GLOBAL\_CLEAR\_VALUE\_1)
- 0x7708 (GLOBAL\_CLEAR\_VALUE\_2)
- 0x770C (GLOBAL\_CLEAR\_VALUE\_3)

DWord	Bit	Description				
0	31:26	<b>Reserved</b>	Format: MBZ			
	25:2	<b>Non Privilege Register Address</b>	Format: MmioAddress[25:2]			
		This field contains the MMIO offset of a register. MMIO offset programmed in this field will be treated as a non-privilege register by render command streamer while processing register writes from a non-privilege batch buffer. This register provides programmability is to extend the non-privilege register table mentioned in MI_BATCH_BUFFER_START command in render command streamer.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>825h</td> <td>[Default]</td> </tr> </tbody> </table>	Value	Name	825h	[Default]
Value	Name					
825h	[Default]					
1:0	<b>Reserved</b>	Format: MBZ				

## Frame count and Draw call number

<b>FCDCN - Frame count and Draw call number</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0B430h				
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
15:8	<b>Frame Number</b> <p>Frame number is the first of two reporting tags that software (i.e. driver) may populate in order to provide reference points during L3 performance reporting modes. Should the "Frame Count and Draw Call Enable" bit (FCDCE) in the "First Buffer Size and Start" register be set, LPFC will selectively replace one of the reporting events with this programmable tag (in addition to the "Draw Call Number" field below).</p> <p>Software may use this to provide reference points for L3 performance counts when parsing the resulting data stream to align reported counts to higher-level operations.</p> <p>The original incarnation called for software to increment this value with each frame, however, the field is generic and may be used for any tagging purpose.</p>			
7:0	<b>Draw call number</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The draw call number is the second programmable reporting tag provided by LPFC. With this second programmable tag, a more granular sampling boundary may be created by software, or it may be used to provide an alternative reference point for tracking L3 performance. The original incarnation called for software to increment this value with every draw call, but the field is generic and may be used for any similar purpose.</p>	Access:	R/W	
Access:	R/W			

## FUSEWORD0

FUSEWORD0 - FUSEWORD0						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182130h						
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW0</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Fuse Information DW0</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD1

<b>FUSEWORD1 - FUSEWORD1</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	182134h					
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW1</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> </table> Fuse Information DW1	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD2

FUSEWORD2 - FUSEWORD2						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182138h						
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW2</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Fuse Information DW2</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD3

<b>FUSEWORD3 - FUSEWORD3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	18213Ch					
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW3</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Fuse Information DW3	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## FUSEWORD4

FUSEWORD4 - FUSEWORD4						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182140h						
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW4</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Fuse Information DW4</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD5

<b>FUSEWORD5 - FUSEWORD5</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	182144h					
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW5</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Fuse Information DW5	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD6

FUSEWORD6 - FUSEWORD6						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182148h						
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW6</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Fuse Information DW6</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD7

<b>FUSEWORD7 - FUSEWORD7</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	18214Ch					
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW7</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> </table> <p style="margin-top: 2px;">Fuse Information DW7</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD8

FUSEWORD8 - FUSEWORD8						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182150h						
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW8</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Fuse Information DW8</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD9

<b>FUSEWORD9 - FUSEWORD9</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	182154h					
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW9</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Fuse Information DW9	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD10

FUSEWORD10 - FUSEWORD10						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182158h						
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW10</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Fuse information DW10</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD11

FUSEWORD11 - FUSEWORD11						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 18215Ch						
Fuse readout information.						
DWord	Bit	Description				
0	31:0	<p><b>FUSEDW11</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Fuse information DW11</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD12

FUSEWORD12 - FUSEWORD12						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	182160h					
Fuse readout information. CHV, BSW: New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW12</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Fuse information DW12</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD13

<b>FUSEWORD13 - FUSEWORD13</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	182164h					
Fuse readout information. CHV, BSW: New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW13</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td><td style="width: 50%;">0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Fuse information DW13	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## FUSEWORD14

FUSEWORD14 - FUSEWORD14						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182168h						
Fuse readout information. CHV, BSW: New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<p><b>FUSEDW14</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Fuse information DW14</p> <ul style="list-style-type: none"> <li>[31:28] - FUSE_GT_EU_DISABLE: SS1, ROW1 - EU[3:0]</li> <li>[27:24] - FUSE_GT_EU_DISABLE: SS1, ROW0 - EU[3:0]</li> <li>[23:20] - FUSE_GT_EU_DISABLE: SS0, ROW1 - EU[3:0]</li> <li>[19:16] - FUSE_GT_EU_DISABLE: SS0, ROW0 - EU[3:0]</li> <li>[11] - FUSE_GT_SUBSLICE_DISABLE - SS1</li> <li>[10] - FUSE_GT_SUBSLICE_DISABLE - SS0</li> </ul>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD15

<b>FUSEWORD15 - FUSEWORD15</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	18216Ch					
Fuse readout information. CHV, BSW: New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW15</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> </table> <p style="margin-top: 2px;">Fuse information DW15</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD16

FUSEWORD16 - FUSEWORD16						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182170h						
Fuse readout information. CHV, BSW: New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<b>FUSEDW16</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Fuse information DW16</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## FUSEWORD17

FUSEWORD17 - FUSEWORD17								
Register Space: MMIO: 0/2/0								
Project: CHV, BSW								
Source: PRM								
Default Value: 0x00000000								
Size (in bits): 32								
Address: 182174h								
Fuse readout information. CHV, BSW: New for CHV, BSW.								
DWord	Bit	Description						
0	31:0	<p><b>FUSEDW17</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Spare</td><td></td></tr> </table>	Default Value:	00000000h	Access:	RO	Spare	
Default Value:	00000000h							
Access:	RO							
Spare								

## FUSEWORD18

FUSEWORD18 - FUSEWORD18								
Register Space: MMIO: 0/2/0								
Project: CHV, BSW								
Source: PRM								
Default Value: 0x00000000								
Size (in bits): 32								
Address: 182178h								
Fuse readout information. CHV, BSW: New for CHV, BSW.								
DWord	Bit	Description						
0	31:0	<b>FUSEDW18</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr><tr><td>Spare</td><td></td></tr></table>	Default Value:	00000000h	Access:	RO	Spare	
Default Value:	00000000h							
Access:	RO							
Spare								

## FUSEWORD19

FUSEWORD19 - FUSEWORD19								
Register Space: MMIO: 0/2/0								
Project: CHV, BSW								
Source: PRM								
Default Value: 0x00000000								
Size (in bits): 32								
Address: 18217Ch								
Fuse readout information. CHV, BSW: New for CHV, BSW.								
DWord	Bit	Description						
0	31:0	<p><b>FUSEDW19</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Spare</td><td></td></tr> </table>	Default Value:	00000000h	Access:	RO	Spare	
Default Value:	00000000h							
Access:	RO							
Spare								

## G3D Control Register

G3DCTL - G3D Control Register						
DWord	Bit	Description				
0	31:27	<p><b>G3D Spare</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Spare config bits sent to G3D.</td> </tr> </table>	Access:	R/W	Spare config bits sent to G3D.	
Access:	R/W					
Spare config bits sent to G3D.						
	26	<p><b>RTN Mode</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">RTN mode. When set to one all GAM read returns are considered slow (no b2b to any source ID).</td> </tr> </table>	Access:	R/W	RTN mode. When set to one all GAM read returns are considered slow (no b2b to any source ID).	
Access:	R/W					
RTN mode. When set to one all GAM read returns are considered slow (no b2b to any source ID).						
	25	<p><b>Return Ordering Queue Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">ROQ Disable. When set to a '1', the G3D Return Ordering queue will be mostly disabled by forcing the Data queue to be considered full when it has one entry occupied.</td> </tr> </table>	Access:	R/W	ROQ Disable. When set to a '1', the G3D Return Ordering queue will be mostly disabled by forcing the Data queue to be considered full when it has one entry occupied.	
Access:	R/W					
ROQ Disable. When set to a '1', the G3D Return Ordering queue will be mostly disabled by forcing the Data queue to be considered full when it has one entry occupied.						
	24	<p><b>Command Bandwidth Arb Mode</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Command Bandwidth Arbitration mode. When programmed to a '1', reads will be allowed to go 1 cycle after writes as long as writes are not in write grant mode.</td> </tr> </table>	Access:	R/W	Command Bandwidth Arbitration mode. When programmed to a '1', reads will be allowed to go 1 cycle after writes as long as writes are not in write grant mode.	
Access:	R/W					
Command Bandwidth Arbitration mode. When programmed to a '1', reads will be allowed to go 1 cycle after writes as long as writes are not in write grant mode.						
	23:0	<p><b>RSVD</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved.</td> </tr> </table>	Access:	RO	Reserved.	
Access:	RO					
Reserved.						

## GAB Arbitration Programmable

<b>GAB_AP - GAB Arbitration Programmable</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	040F0h	
DWord	Bit	Description
0	31:0	<b>Reserved</b>

## GAB GAC GAM Idle

GABGACGAMIDLE - GAB GAC GAM Idle				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0A540h-0A543h			
DWord	Bit	Description		
0	31:26	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
25:16	<b>GAM Idle Timeout</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p><b>Programming Notes</b></p> <p>This mode is not supported. It must be 0 at all times.</p>	Access:	R/W	
Access:	R/W			
15:10	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
9:0	<b>Min GAB GAC Idle</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p><b>Programming Notes</b></p> <p>This mode is not supported. It must be 0 at all times.</p>	Access:	R/W	
Access:	R/W			

## GAB LRA 0

GAB_LRA_0 - GAB LRA 0						
DWord	Bit	Description				
0	31:29	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	000b	Access:	RO
Default Value:	000b					
Access:	RO					
28:24	<b>GAB LRA1 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>11111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA1.</p>	Default Value:	11111b	Access:	R/W	
Default Value:	11111b					
Access:	R/W					
23:21	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	000b	Access:	RO	
Default Value:	000b					
Access:	RO					
20:16	<b>GAB LRA1 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>10000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA1.</p>	Default Value:	10000b	Access:	R/W	
Default Value:	10000b					
Access:	R/W					
15:13	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	000b	Access:	RO	
Default Value:	000b					
Access:	RO					
12:8	<b>GAB LRA0 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>01111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA0.</p>	Default Value:	01111b	Access:	R/W	
Default Value:	01111b					
Access:	R/W					
7:5	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	000b	Access:	RO	
Default Value:	000b					
Access:	RO					

**GAB\_LRA\_0 - GAB LRA 0**

		<b>GABLRA0 Min</b>
4:0		Default Value:
		Access:
Minimum value of programmable LRA0.		

## GAB LRA 1

GAB_LRA_1 - GAB LRA 1						
DWord	Bit	Description				
0	31:4	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					
3:2	<b>BLB</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Which LRA should BLB use.	Default Value:	00b	Access:	R/W	
Default Value:	00b					
Access:	R/W					
1:0	<b>BCS</b> <table border="1"> <tr> <td>Default Value:</td><td>01b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Which LRA should BCS use.	Default Value:	01b	Access:	R/W	
Default Value:	01b					
Access:	R/W					

## GAB unit Control Register

<b>GAB_CTL_REG - GAB unit Control Register</b>												
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: BlitterCS Default Value: 0x000000BF Access: R/W Size (in bits): 32												
Address: 24000h												
DefaultValue=FF0000BFh Trusted Type = 1												
DWord	Bit	Description										
0	31:9	<b>Reserved</b>										
	8	<b>Continue after Page Fault</b>										
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1</td><td>GAB Set</td><td>Ipon receiving a page fault when requesting an address translation, GAB will set address bit 39 to 1 and continue.</td></tr> <tr> <td>0</td><td>GAB Hang</td><td>GAB will hang on a page fault. Default = b0.</td></tr> </tbody> </table>		Value	Name	Description	1	GAB Set	Ipon receiving a page fault when requesting an address translation, GAB will set address bit 39 to 1 and continue.	0	GAB Hang	GAB will hang on a page fault. Default = b0.
Value	Name	Description										
1	GAB Set	Ipon receiving a page fault when requesting an address translation, GAB will set address bit 39 to 1 and continue.										
0	GAB Hang	GAB will hang on a page fault. Default = b0.										
	7:6	<b>PPGTT BCS TLB LRA MIN</b>										
		<table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> </table> TLB Depth Partitioning Register In PP GTT Mode.		Default Value:	10b							
Default Value:	10b											
	5:4	<b>GAB write request priority signal value used in GAC arbitration</b>										
		<table border="1"> <tr> <td>Default Value:</td><td>11b</td></tr> </table>		Default Value:	11b							
Default Value:	11b											
	3:2	<b>GAB read only request priority signal value used in GAC arbitration</b>										
		<table border="1"> <tr> <td>Default Value:</td><td>11b</td></tr> </table>		Default Value:	11b							
Default Value:	11b											
	1:0	<b>GAB read request priority signal value used in GAC arbitration</b>										
		<table border="1"> <tr> <td>Default Value:</td><td>11b</td></tr> </table>		Default Value:	11b							
Default Value:	11b											

## GAC\_GAM Arbitration Counters Register 0

ARB_GAC_GAM_REQCNTS0 - GAC_GAM Arbitration Counters Register 0		
DWord	Bit	Description
0	31:22	<b>Reserved</b>
	21:16	<b>Number of GAC WR requests to be accumulated before applying the arbitration</b>
	15:14	<b>Reserved</b>
	13:8	<b>Number of GAC R requests to be accumulated before applying the arbitration</b>
	7:6	<b>Reserved</b>
	5:0	<b>Number of GAC RO requests to be accumulated before applying the arbitration</b>

## GAC\_GAM Arbitration Counters Register 1

ARB_GAC_GAM_REQCNTS1 - GAC_GAM Arbitration Counters Register 1		
DWord	Bit	Description
0	31:22	<b>Reserved</b>
	21:16	<b>Number of GAC WR requests to be accumulated before applying the arbitration</b>
	15:14	<b>Reserved</b>
	13:8	<b>Number of GAC R requests to be accumulated before applying the arbitration</b>
	7:6	<b>Reserved</b>
	5:0	<b>Number of GAC RO requests to be accumulated before applying the arbitration</b>

## GAC\_GAM R Arbitration Register 0

ARB_R_GAC_GAM0 - GAC_GAM R Arbitration Register 0		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043E0h	
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 1</b>
	26:24	<b>Goto field for entry 1 when request vector is 11b</b>
	23:21	<b>Goto field for entry 1 when request vector is 10b</b>
	20:18	<b>Goto field for entry 1 when request vector is 01b</b>
	17:15	<b>Goto field for entry 1 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 0</b>
	11:9	<b>Goto field for entry 0 when request vector is 11b</b>
	8:6	<b>Goto field for entry 0 when request vector is 10b</b>
	5:3	<b>Goto field for entry 0 when request vector is 01b</b>
	2:0	<b>Goto field for entry 0 when request vector is 00b</b>

## GAC\_GAM R Arbitration Register 1

ARB_R_GAC_GAM1 - GAC_GAM R Arbitration Register 1		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043E4h	
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 3</b>
	26:24	<b>Goto field for entry 3 when request vector is 11b</b>
	23:21	<b>Goto field for entry 3 when request vector is 10b</b>
	20:18	<b>Goto field for entry 3 when request vector is 01b</b>
	17:15	<b>Goto field for entry 3 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 2</b>
	11:9	<b>Goto field for entry 2 when request vector is 11b</b>
	8:6	<b>Goto field for entry 2 when request vector is 10b</b>
	5:3	<b>Goto field for entry 2 when request vector is 01b</b>
	2:0	<b>Goto field for entry 2 when request vector is 00b</b>

## GAC\_GAM R Arbitration Register 2

ARB_R_GAC_GAM2 - GAC_GAM R Arbitration Register 2		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043E8h	
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 5</b>
	26:24	<b>Goto field for entry 5 when request vector is 11b</b>
	23:21	<b>Goto field for entry 5 when request vector is 10b</b>
	20:18	<b>Goto field for entry 5 when request vector is 01b</b>
	17:15	<b>Goto field for entry 5 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 4</b>
	11:9	<b>Goto field for entry 4 when request vector is 11b</b>
	8:6	<b>Goto field for entry 4 when request vector is 10b</b>
	5:3	<b>Goto field for entry 4 when request vector is 01b</b>
	2:0	<b>Goto field for entry 4 when request vector is 00b</b>

## GAC\_GAM R Arbitration Register 3

ARB_R_GAC_GAM3 - GAC_GAM R Arbitration Register 3		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1		
Address: 043ECh		
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 7</b>
	26:24	<b>Goto field for entry 7 when request vector is 11b</b>
	23:21	<b>Goto field for entry 7 when request vector is 10b</b>
	20:18	<b>Goto field for entry 7 when request vector is 01b</b>
	17:15	<b>Goto field for entry 7 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 6</b>
	11:9	<b>Goto field for entry 6 when request vector is 11b</b>
	8:6	<b>Goto field for entry 6 when request vector is 10b</b>
	5:3	<b>Goto field for entry 6 when request vector is 01b</b>
	2:0	<b>Goto field for entry 6 when request vector is 00b</b>

## GAC\_GAM RO Arbitration Register 0

ARB_RO_GAC_GAM0 - GAC_GAM RO Arbitration Register 0		
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 1</b>
	26:24	<b>Goto field for entry 1 when request vector is 11b</b>
	23:21	<b>Goto field for entry 1 when request vector is 10b</b>
	20:18	<b>Goto field for entry 1 when request vector is 01b</b>
	17:15	<b>Goto field for entry 1 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 01</b>
	11:9	<b>Goto field for entry 01 when request vector is 11b</b>
	8:6	<b>Goto field for entry 01 when request vector is 10b</b>
	5:3	<b>Goto field for entry 01 when request vector is 01b</b>
	2:0	<b>Goto field for entry 01 when request vector is 00b</b>

## GAC\_GAM RO Arbitration Register 1

ARB_RO_GAC_GAM1 - GAC_GAM RO Arbitration Register 1		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1		
Address: 043D4h		
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 3</b>
	26:24	<b>Goto field for entry 3 when request vector is 11b</b>
	23:21	<b>Goto field for entry 3 when request vector is 10b</b>
	20:18	<b>Goto field for entry 3 when request vector is 01b</b>
	17:15	<b>Goto field for entry 3 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 2</b>
	11:9	<b>Goto field for entry 2 when request vector is 11b</b>
	8:6	<b>Goto field for entry 2 when request vector is 10b</b>
	5:3	<b>Goto field for entry 2 when request vector is 01b</b>
	2:0	<b>Goto field for entry 2 when request vector is 00b</b>

## GAC\_GAM RO Arbitration Register 2

ARB_RO_GAC_GAM2 - GAC_GAM RO Arbitration Register 2		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043D8h	
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 5</b>
	26:24	<b>Goto field for entry 5 when request vector is 11b</b>
	23:21	<b>Goto field for entry 5 when request vector is 10b</b>
	20:18	<b>Goto field for entry 5 when request vector is 01b</b>
	17:15	<b>Goto field for entry 5 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 4</b>
	11:9	<b>Goto field for entry 4 when request vector is 11b</b>
	8:6	<b>Goto field for entry 4 when request vector is 10b</b>
	5:3	<b>Goto field for entry 4 when request vector is 01b</b>
	2:0	<b>Goto field for entry 4 when request vector is 00b</b>

## GAC\_GAM RO Arbitration Register 3

ARB_RO_GAC_GAM3 - GAC_GAM RO Arbitration Register 3		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1		
Address: 043DCh		
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 7</b>
	26:24	<b>Goto field for entry 7 when request vector is 11b</b>
	23:21	<b>Goto field for entry 7 when request vector is 10b</b>
	20:18	<b>Goto field for entry 7 when request vector is 01b</b>
	17:15	<b>Goto field for entry 7 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 6</b>
	11:9	<b>Goto field for entry 6 when request vector is 11b</b>
	8:6	<b>Goto field for entry 6 when request vector is 10b</b>
	5:3	<b>Goto field for entry 6 when request vector is 01b</b>
	2:0	<b>Goto field for entry 6 when request vector is 00b</b>

## GAC\_GAM WR Arbitration Register 0

<b>ARB_WR_GAC_GAM0 - GAC_GAM WR Arbitration Register 0</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043F0h	
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 1</b>
	26:24	<b>Goto field for entry 1 when request vector is 11b</b>
	23:21	<b>Goto field for entry 1 when request vector is 10b</b>
	20:18	<b>Goto field for entry 1 when request vector is 01b</b>
	17:15	<b>Goto field for entry 1 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 0</b>
	11:9	<b>Goto field for entry 0 when request vector is 11b</b>
	8:6	<b>Goto field for entry 0 when request vector is 10b</b>
	5:3	<b>Goto field for entry 0 when request vector is 01b</b>
	2:0	<b>Goto field for entry 0 when request vector is 00b</b>

## GAC\_GAM WR Arbitration Register 1

<b>ARB_WR_GAC_GAM1 - GAC_GAM WR Arbitration Register 1</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: RenderCS		
Default Value: 0x00000000		
Access: R/W		
Size (in bits): 32		
Trusted Type: 1		
Address: 043F4h		
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 3</b>
	26:24	<b>Goto field for entry 3 when request vector is 11b</b>
	23:21	<b>Goto field for entry 3 when request vector is 10b</b>
	20:18	<b>Goto field for entry 3 when request vector is 01b</b>
	17:15	<b>Goto field for entry 3 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 2</b>
	11:9	<b>Goto field for entry 2 when request vector is 11b</b>
	8:6	<b>Goto field for entry 2 when request vector is 10b</b>
	5:3	<b>Goto field for entry 2 when request vector is 01b</b>
	2:0	<b>Goto field for entry 2 when request vector is 00b</b>

## GAC\_GAM WR Arbitration Register 2

<b>ARB_WR_GAC_GAM2 - GAC_GAM WR Arbitration Register 2</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043F8h	
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 5</b>
	26:24	<b>Goto field for entry 5 when request vector is 11b</b>
	23:21	<b>Goto field for entry 5 when request vector is 10b</b>
	20:18	<b>Goto field for entry 5 when request vector is 01b</b>
	17:15	<b>Goto field for entry 5 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 4</b>
	11:9	<b>Goto field for entry 4 when request vector is 11b</b>
	8:6	<b>Goto field for entry 4 when request vector is 10b</b>
	5:3	<b>Goto field for entry 4 when request vector is 01b</b>
	2:0	<b>Goto field for entry 4 when request vector is 00b</b>

## GAC\_GAM WR Arbitration Register 3

<b>ARB_WR_GAC_GAM3 - GAC_GAM WR Arbitration Register 3</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1		
Address: 043FCh		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 7</b>
	26:24	<b>Goto field for entry 7 when request vector is 11b</b>
	23:21	<b>Goto field for entry 7 when request vector is 10b</b>
	20:18	<b>Goto field for entry 7 when request vector is 01b</b>
	17:15	<b>Goto field for entry 7 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 6</b>
	11:9	<b>Goto field for entry 6 when request vector is 11b</b>
	8:6	<b>Goto field for entry 6 when request vector is 10b</b>
	5:3	<b>Goto field for entry 6 when request vector is 01b</b>
	2:0	<b>Goto field for entry 6 when request vector is 00b</b>

## GAM and SA Communication Register

GAMSACOMREG - GAM and SA Communication Register						
DWord	Bit	Description				
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Mask Bits act as Write Enables for the bits[15:0] of this register.</p>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15	<p><b>GAM and SA Communication Register 15</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	14	<p><b>GAM and SA Communication Register 14</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	13	<p><b>GAM and SA Communication Register 13</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	12	<p><b>GAM and SA Communication Register 12</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	11	<p><b>GAM and SA Communication Register 11</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## GAMSACOMREG - GAM and SA Communication Register

		This bit is self clear.
10	<b>GAM and SA Communication Register 10</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
9	<b>GAM and SA Communication Register 9</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
8	<b>GAM and SA Communication Register 8</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
7	<b>GAM and SA Communication Register 7</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
6	<b>GAM and SA Communication Register 6</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
5	<b>GAM and SA Communication Register 5</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
4	<b>GAM and SA Communication Register 4</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
3	<b>GAM and SA Communication Register 3</b>	
	Default Value:	0b
	Access:	R/W

## GAMSACOMREG - GAM and SA Communication Register

		For Future Use. This bit is self clear.
2	<b>GAM and SA Communication Register 2</b>	
	Default Value:	0b
	Access:	R/W
	Bit2 - Root Table Address Update Request. This bit is self clear.	
1	<b>GAM and SA Communication Register 1</b>	
	Default Value:	0b
	Access:	R/W
	Bit1 - Queued Descriptor Request. This bit is self clear.	
0	<b>GAM and SA Communication Register 0</b>	
	Default Value:	0b
	Access:	R/W
	Bit0 - Context Cache Invalidator Request. This bit is self clear.	

## Gam Fub Done1 Lookup Register

DONE1_REG - Gam Fub Done1 Lookup Register		
DWord	Bit	Description
0	31:0	<b>Gam Fub Done1 Lookup Reg</b>
		Default Value: 00000000h
		Access: RO
		GAM Done1 signals.

## Gam Fub Done Lookup Register

DONE_REG - Gam Fub Done Lookup Register						
DWord	Bit	Description				
0	31:0	<p><b>Gam Fub Done Lookup Reg</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>31 CVS Credit Fifo is empty.  30 CVS TLB does not have any cycles.  29 Z Credit fifo is empty.  28 ZTLB does not have any cycles.  27 RCC Credit Fifo is empty.  26 RCC TLB does not have any cycles.  25 L3 Credit fifo is empty.  24 L3 TLB does not have any cycles.  23 VLF Credit fifo is empty.  22 VLF TLB does not have any cycles.  21 CASC Credit fifo empty.  20 CASC TLB does not have any cycles.  19 Miss Fub Done.  18 Read Stream Done.  17 Read Steam Fifo is empty.  16 Recycle Fifo in rstrm is empty.  15 TLB Pend Done.  14 TLB Pend PQ Array is done.  13 TLB pend PB Array is done.  12 Read route fub is done.  11 Gafm Data fifo is empty.  10 GAP data fifo is empty.  9 GAC data fifo is empty.  8 Wrdf is done with all the cycles.  7 Wrdf RID fifo is empty.  6 No hold from midarb to RTSTRM.  5 No hold from TLBPEND to MIDARB.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

**DONE\_REG - Gam Fub Done Lookup Register**

		3 Tied to "1" - to be defined. 2 Fence FSM are IDLE. 1 Non PD Load Done. 0 Tied to "1" - to be defined.
--	--	--

## GAM Put Delay

<b>GAM_PUT_DLY - GAM Put Delay</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0401Ch						
Number of clocks to wait between puts						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<b>GAM PUT DELAY</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">0000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table>	Default Value:	0000000h	Access:	R/W
Default Value:	0000000h					
Access:	R/W					

## GAMT\_DONE Register

GAMT_DONE - GAMT_DONE Register						
DWord	Bit	Description				
0	31:0	<b>GAMT_DONE Register</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> </table> <p style="margin-left: 20px; margin-top: 0;">31: vebxtlb_all_done_f      30: cvstlb_all_done_f      29: ztlb_all_done_f      28: l3tlb_all_done_f      27: rcctlb_all_done_f      26: mfxtlb_all_done_f      25: vlftlb_all_done_f      24: bwgtlb_all_done_f      23: gamwrrb_all_done_f      22: mfxsl1tlb_all_done_f      21: vlfsl1tlb_all_done_f      20: bwgtlb_fifo_empty      19: l3tlb_fifo_empty      18: ztlb_fifo_empty      17: rcctlb_fifo_empty      16: cvstlb_fifo_empty      15: vebxtlb_fifo_empty      14: mfxtlb_fifo_empty      13: mfxsl1tlb_fifo_empty      12: vlfsl1tlb_fifo_empty      11: vlftlb_fifo_empty      10: wrdp_gafm_fifo_empty      9: wrdp_gap_fifo_empty      8: wrdp_gacfg_fifo_empty      7: wrdp_cs_fifo_empty      6: wrdp_vecs_fifo_empty      5: wrdp_oacs_fifo_empty      4: wrdp_gacv_fifo_empty</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## GAMT\_DONE - GAMT\_DONE Register

		3: Tied to 1 2: Tied to 1 1: Tied to 1 0: Tied to 1
--	--	--

## GAMT\_ECO\_REG\_RO\_IA

GAMT_ECO_REG_RO_IA - GAMT_ECO_REG_RO_IA						
DWord	Bit	Description				
0	31:0	<b>GAMTECO_REG_RO_IA</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This register is for ECO usage. RO register with IA Access Type on DEV reset.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## GAMT\_ECO\_REG\_RW\_IA

GAMT_ECO_REG_RW_IA - GAMT_ECO_REG_RW_IA						
Register Space: MMIO: 0/2/0 Project: CHV, BSW, :GT2:B Source: PRM Default Value: 0x0000AB1B Size (in bits): 32						
Address: 04AB0h						
Programmable Request Count - VEBX and BLT						
DWord	Bit	Description				
0	31:0	<p><b>GAMTECO_REG_RW_IA</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000AB1Bh</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:16] = Reserved.  Bit[15:8] = Number of max outstanding cycles (Misses and Hits not present) that can be allowed to potentially fault = 171.  Bit[7:6] = Reserved.  Bit[5:0] = Number of max outstanding misses that can be allowed to potentially fault = 27.</p>	Default Value:	0000AB1Bh	Access:	R/W
Default Value:	0000AB1Bh					
Access:	R/W					

## GAMT Arbiter Mode Control

GAMTARBMODE - GAMT Arbiter Mode Control								
DWord	Bit	Description						
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>R/O</td> </tr> </table>	Default Value:	0000h	Access:	R/O		
Default Value:	0000h							
Access:	R/O							
	15	<b>GAMT Arbiter Mode Control 15</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	14	<b>GAMT Arbiter Mode Control 14</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - Cache the TLB even if there is a FAULT in GAMW read return. 1 - Don't Cache the TLB if there is a fault in GAMW return.</p>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							
	13	<b>GAMT Arbiter Mode Control 13</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - VEBXTLB clock gate enabled. 1 - VEBXTLB clock gate disabled.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	12	<b>GAMT Arbiter Mode Control 12</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - MFXSL1TLB clock gate enabled. 1 - MFXSL1TLB clock gate disabled.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							
	11	<b>GAMT Arbiter Mode Control 11</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - VLFSL1TLB clock gate enabled. 1 - VLFSL1TLB clock gate disabled.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							

## GAMTARBMODE - GAMT Arbiter Mode Control

	10	<b>GAMT Arbiter Mode Control 10</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - gamwrrb clock gate enabled. 1 - gamwrrb clock gate disabled.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	9	<b>GAMT Arbiter Mode Control 9</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - BWGTLB clock gate enabled. 1 - BWGTLB clock gate disabled.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	8	<b>GAMT Arbiter Mode Control 8</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - VLFTLB clock gate enabled. 1 - VLFTLB clock gate disabled.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	7	<b>GAMT Arbiter Mode Control 7</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - MFXTLB clock gate enabled. 1 - MFXTLB clock gate disabled.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	6	<b>GAMT Arbiter Mode Control 6</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - RCCTLB clock gate enabled. 1 - RCCTLB clock gate disabled.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	5	<b>GAMT Arbiter Mode Control 5</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - L3TLB clock gate enabled. 1 - L3TLB clock gate disabled. bit[5] needs to be set as a work-around due to recent gacb bug. To update bit 5, a value of 0x00200020 needs to be written.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	4	<b>GAMT Arbiter Mode Control 4</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - ZTLB clock gate enabled. 1 - ZTLB clock gate disabled.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## GAMTARBMODE - GAMT Arbiter Mode Control

		<b>GAMT Arbiter Mode Control 3</b>				
	3	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>0 - CVS clock gate enabled. 1 - CVS clock gate disabled.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	2	<b>GAMT Arbiter Mode Control 2</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>0 - No reg_hdc_inval_ack_force - take the value from client. 1 - reg_hdc_inval_ack_force - force value to 1 - disregard client value.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	1	<b>GAMT Arbiter Mode Control 1</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit [1]: Address Swizzling for Tiled Surfaces. This register location is updated via GFX Driver prior to enabling DRAM accesses. Driver needs to obtain the need for memory address swizzling via DRAM configuration registers and set the following bits (in Display Engine and Render/Media access streams). 0: No address Swizzling. 1: Address bit[1] needs to be swizzled for tiled surfaces.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	0	<b>GAMT Arbiter Mode Control 0</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[0]: GAM to Bypass GTT Translation. GAM to Bypass GTT Translation and pass logical addresses through with 0's padded on the MSBs to form the Physical Address.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## GAMW\_ECO\_BUS\_RO\_IA

<b>GAMW_ECO_BUS_RO_IA - GAMW_ECO_BUS_RO_IA</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0408Ch						
DWord	Bit	Description				
0	31:0	<b>GAMWECO_BUS_RO_IA</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> </table> <p>This register is for ECO usage. RO register with IA Access Type on BUS reset.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## GAMW\_ECO\_BUS\_RW\_IA

<b>GAMW_ECO_BUS_RW_IA - GAMW_ECO_BUS_RW_IA</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 04084h						
DWord	Bit	Description				
0	31:0	<b>GAMWECO_BUS_RW_IA</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>This register is for ECO usage. RW register with IA Access Type on BUS reset.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GAMW\_ECO\_DEV\_RO\_IA

<b>GAMW_ECO_DEV_RO_IA - GAMW_ECO_DEV_RO_IA</b>						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<b>GAMWECO_DEV_RO_IA</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This register is for ECO usage. RO register with IA Access Type on DEV reset.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## GAMW\_ECO\_DEV\_RW\_IA

<b>GAMW_ECO_DEV_RW_IA - GAMW_ECO_DEV_RW_IA</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04080h	
DWord	Bit	Description
0	31:0	<b>GAMWECO_DEV_RW_IA</b>
		Default Value: 00000000h
		Access: R/W

## GAMW Power Context Save

PWRCTXSAVE - GAMW Power Context Save		
DWord	Bit	Description
0	31:16	<b>Mask Bits</b> Default Value: 0000h Access: RO Mask Bits act as Write Enables for the bits[15:0] of this register.
	15	<b>Extra Bits15</b> Default Value: 0b Access: R/W Extra Bits for future use.
	14	<b>Extra Bits14</b> Default Value: 0b Access: R/W Extra Bits for future use.
	13	<b>Extra Bits13</b> Default Value: 0b Access: R/W Extra Bits for future use.
	12	<b>Extra Bits12</b> Default Value: 0b Access: R/W Extra Bits for future use.
	11	<b>Extra Bits11</b> Default Value: 0b Access: R/W Extra Bits for future use.
	10	<b>Extra Bits10</b> Default Value: 0b Access: R/W Extra Bits for future use.

<b>PWRCTXSAVE - GAMW Power Context Save</b>						
	9	<p><b>Power Context Save Request</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Power Context Save Bit[9]</p> <p>Power Context Save Request 1'b0: Power context save is not being requested (default). 1'b1: Power context save is being requested. Unit needs to self-clear this bit upon sampling. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	8:0	<p><b>Power Context Save Quad Word Credits</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Power Context Save Bits[8:0]</p> <p>QWord Credits for Power Context Save Request An initial length packet is required per power context save session, but that packet does not consume a credit. See protocol description for more details. Minimum Credits = 1: Unit may send 1 QWord pair. Maximum Credits = 511: Unit may send 511 QWord pairs. A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Default Value:	00000000b	Access:	R/W
Default Value:	00000000b					
Access:	R/W					

## GARB Messaging Register for Boot Controller

MSG_GARB_MBC - GARB Messaging Register for Boot Controller				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	16			
Address:	0801Ch			
Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. In order to set bit0, for example, the data would be 0x0001_0001. In order to clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.				
DWord	Bit	Description		
0	15:7	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
6	<b>Fuse Download Done Indication</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Fuse Download Done Indication 1'b0 : Fuse download is not complete yet &lt;default&gt; 1'b1 : Fuse download is complete gpmunit self-clears this bit upon sampling.</p>	Access:	R/W	
Access:	R/W			
5	<b>Boot Fetch Complete Indication</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Boot Fetch Complete Indication 1'b0 : Boot Fetch is not complete yet &lt;default&gt; 1'b1 : Boot Fetch is complete gpmunit self-clears this bit upon sampling.</p>	Access:	R/W	
Access:	R/W			
4	<b>IDI Block Status</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>IDI Block Status 1'b0 : IDI interface is not blocked &lt;default&gt; 1'b1 : IDI interface is blocked</p>	Access:	R/W	
Access:	R/W			
3	<b>IDI Awake Status</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>IDI Awake Status 1'b0 : IDI interface is not ready &lt;default&gt; 1'b1 : IDI interface is ready</p>	Access:	R/W	
Access:	R/W			
2	<b>Credit Active Status</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Credit Active Status 1'b0 : Send credit active deassert Event Bus Message on transition from 1'b1 =&gt; 1'b0 &lt;default&gt; 1'b1 : Send credit active assert Event Bus Message on transition from 1'b0 =&gt; 1'b1</p>	Access:	R/W	
Access:	R/W			

## MSG\_GARB\_MBC - GARB Messaging Register for Boot Controller

	1	<b>Global Arbitration Request</b>	
		Access:	R/W
		Global Arbitration Request 1'b0 : No request <default> 1'b1 : Request for arbitration Full handshake requiring ack	
	0	<b>Busy Indication</b>	
		Access:	R/W
		Busy Indication 1'b0 : Idle <default> 1'b1 : Busy Full handshake requiring ack	

## GARB Messaging Register for Clocking Unit

### MSG\_GARB\_GCP - GARB Messaging Register for Clocking Unit

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000000

Size (in bits): 16

Address: 08024h

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. In order to set bit0, for example, the data would be 0x0001\_0001. In order to clear bit0, for example, the data would be 0x0001\_0000. Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit	Description		
0	15:3	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
2	<b>GCP Request to send FLR Complete Message to SA via GAM</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GCP Request to send FLR Complete Message to SA via GAM            1'b0 : No request &lt;default&gt;            1'b1 : Send cycle on GA* Interface to address &lt; address &gt; with data &lt; data &gt;            gpm will self-clear the request once it completes it. MBC needs to self-clear the acknowledgement once it sees it. GPM indicates a write cycle is complete once it puts it on the interface. GPM indicates a read cycle is complete once the read-return data comes back.            gpmunit self-clears this bit upon sampling.</p>	Access:	R/W	
Access:	R/W			
1	<b>Global Arbitration Request</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Global Arbitration Request            1'b0 : No request &lt;default&gt;            1'b1 : Request for arbitration            Full handshake requiring ack</p>	Access:	R/W	
Access:	R/W			
0	<b>Busy Indication</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Busy Indication            1'b0 : Idle &lt;default&gt;            1'b1 : Busy            Full handshake requiring ack</p>	Access:	R/W	
Access:	R/W			

## Gather Constants Not Consumed By RCS

### **GATHER\_CONST\_PRODUCE\_COUNT - Gather Constants Not Consumed By RCS**

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: RenderCS

Default Value: 0x00000000

Access: R/W

Size (in bits): 32

Trusted Type: 1

Address: 0248Ch

This register keeps track of the outstanding Gather Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description
0	31:0	<p><b>Gather Constants Produce Count</b></p> <p>This register keeps track of the outstanding Gather Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore.</p>

## GDR Per Client Write Drop Enables

WR_DROP_MODE - GDR Per Client Write Drop Enables						
DWord	Bit	Description				
0	31:0	<p><b>GDR Per Client Write Drop Enables</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>31 RSVD: Future use.  30 MBC write drop disable (0) or enable (1).  29 CS write drop disable (0) or enable (1).  28 SOL write drop disable (0) or enable (1).  27 RS write drop disable (0) or enable (1).  26 RCC write drop disable (0) or enable (1).  25 MSC write drop disable (0) or enable (1).  24 All L3 clients write drop disable (0) or enable (1).  23 STC write drop disable (0) or enable (1).  22 HIZ write drop disable (0) or enable (1).  21 RCZ write drop disable (0) or enable (1).  20 GAES write drop disable (0) or enable (1).  19 GPM write drop disable (0) or enable (1).  18 GCP write drop disable (0) or enable (1).  17 VCS write drop disable (0) or enable (1).  16 BSP write drop disable (0) or enable (1).  15 VCR write drop disable (0) or enable (1).  14 VMX_RS write drop disable (0) or enable (1).  13 VMX_BS write drop disable (0) or enable (1).  12 VMX_RA write drop disable (0) or enable (1).  11 VMX_VDS write drop disable (0) or enable (1).  10 VLF_RS write drop disable (0) or enable (1).  9 VLF_FW write drop disable (0) or enable (1).  8 VECS write drop disable (0) or enable (1).  7 VEO write drop disable (0) or enable (1).</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

**WR\_DROP\_MODE - GDR Per Client Write Drop Enables**

		5 uC (DMA) write drop disable (0) or enable (1). 4 BCS write drop disable (0) or enable (1). 3 BLB write drop disable (0) or enable (1). 2 W_BSP write drop disable (0) or enable (1). 1 W_VMX_RS write drop disable (0) or enable (1). 0 W_VMX_BS write drop disable (0) or enable (1).
--	--	---

## GDR Write Drop

<b>GDR_WR_DRP - GDR Write Drop</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 04020h						
DWord	Bit	Description				
0	31:0	<b>GDR_WRITE_DROP</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0000000h	Access:	R/W
Default Value:	0000000h					
Access:	R/W					

## General Purpose Power Management Performance Idle Hysteresis

<b>GPMPIHYST - General Purpose Power Management Performance Idle Hysteresis</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0A070h-0A073h				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
	23:0	<b>Performance Idle Hysteresis Direction</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Idle intervals must be longer than this value to be considered idle.</p> <p>0 = 0 usec            1 = 1.28 usec            2 = 2.56 usec            3 = 3.84 usec            FF FFFF = 21.474 sec            pmcr_idle_hyst[23:0]            FYI: 0 means disabled.</p>	Access:	R/W
Access:	R/W			

## GFX\_FLSH\_CNT

<b>GFX_FLSH_CNT - GFX_FLSH_CNT</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 101008h		
Used to flush Gunit TLB		
DWord	Bit	Description
0	31:1	<b>RESERVED</b>
		Default Value: 00000000h Access: RO Reserved
	0	<b>GfxFlshCntl</b>
		Default Value: 0b Access: WO Access type of this register is WO. A write to this bit flushes the Gfx TLB in GUNIT. The data associated with the write is discarded and a read return all 0s.

## GFX Arbiter Client Priority Control

<b>GFX_PRIO_CTRL - GFX Arbiter Client Priority Control</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x880A2D10					
Size (in bits):	32					
Address:	04A00h					
DWord	Bit	Description				
0	31:27	<b>Read Rstrm Max Reject</b> <table border="1"> <tr> <td>Default Value:</td><td>10001b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	10001b	Access:	R/W
Default Value:	10001b					
Access:	R/W					
26:21	<b>Extra Bits</b> <table border="1"> <tr> <td>Default Value:</td><td>000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	000000b	Access:	R/W	
Default Value:	000000b					
Access:	R/W					
20:18	<b>sol_gam_priority</b> <table border="1"> <tr> <td>Default Value:</td><td>010b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Client Priority Control Bits - Lowest Bit [18] is NOT Used.</p>	Default Value:	010b	Access:	R/W	
Default Value:	010b					
Access:	R/W					
17:15	<b>veo_gam_priority</b> <table border="1"> <tr> <td>Default Value:</td><td>100b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Client Priority Control Bits - Lowest Bit [15] is NOT Used.</p>	Default Value:	100b	Access:	R/W	
Default Value:	100b					
Access:	R/W					
14:12	<b>vfw_gam_priority</b> <table border="1"> <tr> <td>Default Value:</td><td>010b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Client Priority Control Bits - Lowest Bit [12] is NOT Used.</p>	Default Value:	010b	Access:	R/W	
Default Value:	010b					
Access:	R/W					
11:9	<b>gapc_gam_c_priority</b> <table border="1"> <tr> <td>Default Value:</td><td>110b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Client Priority Control Bits - Lowest Bit [9] is NOT Used.</p>	Default Value:	110b	Access:	R/W	
Default Value:	110b					
Access:	R/W					
8:6	<b>gapc_gam_z_priority</b> <table border="1"> <tr> <td>Default Value:</td><td>100b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Client Priority Control Bits - Lowest Bit [6] is NOT Used.</p>	Default Value:	100b	Access:	R/W	
Default Value:	100b					
Access:	R/W					

## GFX\_PRIO\_CTRL - GFX Arbiter Client Priority Control

	5:3	<b>gapc_gam_I3_priority</b>
		Default Value:
		010b
		Access:
		R/W
		Client Priority Control Bits - Lowest Bit [3] is NOT Used.
	2:0	<b>csrsvf_gam_priority</b>
		Default Value:
		000b
		Access:
		R/W
		Client Priority Control Bits - Lowest Bit [0] is NOT Used.

## GFX Context Element Descriptor (High Part)

<b>GFX_CTX_EDR_H - GFX Context Element Descriptor (High Part)</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04404h						
DWord	Bit	Description				
0	31:0	<b>GFX Context Element Descriptor (High Part)</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>Bit[63:32] - Context ID:            Context identification number assigned to separate this context from others. Context IDs need to be recycled in such a way that there cannot be two active contexts with the same ID.            This is a unique identification number by which a context is identified and referenced.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GFX Context Element Descriptor (Low Part)

GFX_CTX_EDR_L - GFX Context Element Descriptor (Low Part)						
DWord	Bit	Description				
0	31:0	<p><b>GFX Context Element Descriptor (Low Part)</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000009h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:12] - LRCA: Command Streamer Only.</p> <p>Bit[8] - Privileged Context / GGTT vs PPGTT mode: Differs in legacy vs advanced context modes: In Legacy Context: Defines the page tables to be used. This is how page walker comes to know PPGTT vs GGTT selection for the entire context. 0: Use Global GTT. 1: Use Per-Process GTT. In Advanced Context: Defines the privilege level for the context. 0: User mode context. 1: Supervisor mode context.</p> <p>Bit[5] - Deeper IA coherency Support: In Advanced Context: Defines the level of IA coherency. 0: IA coherency is provided at LLC level for all streams of GPU (i.e. Gen7.5 like mode). 1: IA coherency is provided at L3 level for EU data accesses of GPU.</p> <p>Bit[4] - A and D Support / 32 and 64b Address Support: Differs in legacy vs advanced context modes: In Legacy Context: Defines 32b vs 64b (48b canonical) addressing format: 0: 32b addressing format. 1: 64b (48b canonical) addressing format. In Advanced Context: Defines A and D bit support: 0: A and D bit management in page tables is NOT supported. 1: A and D bit management in page tables is supported.</p> <p>Bit[3] - Context Type: Legacy vs Advanced: Defines the context type 0: Advanced Context: Defines the rest of the advanced capabilities (i.e. OS page table support, fault models). Note that advanced context is not bounded to GPGPU. 1: Legacy Context: Defines the context as legacy mode which is similar to prior generations of Gen8. Note that: Bits [8:4] differs in functions when legacy vs advanced context modes are selected.</p>	Default Value:	00000009h	Access:	R/W
Default Value:	00000009h					
Access:	R/W					

## GFX\_CTX\_EDR\_L - GFX Context Element Descriptor (Low Part)

		Bit[2] - FR: Command streamer specific.
		Bit[1] - Scheduling Mode: 1: Indicates execlist mode of scheduling. 0: Indicates Ring Buffer mode of scheduling. Bit[0] - Valid: Indicates that element descriptor is valid. If GAM is programmed with an invalid descriptor, it continues but flags an error.

## GFX Context Element Descriptor (Low Part)

GFX_CTX_EDR_L - GFX Context Element Descriptor (Low Part)						
DWord	Bit	Description				
0	31:0	<b>GFX Context Element Descriptor</b> <table border="1"> <tr> <td>Default Value:</td><td>00000009h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:12] - LRCA: Command Streamer Only.</p> <p>Bit[8] - Privileged Context / GGTT vs PPGTT mode: Differs in legacy vs advanced context modes: In Legacy Context: Defines the page tables to be used. This is how page walker comes to know PPGTT vs GGTT selection for the entire context. 0: Use Global GTT. 1: Use Per-Process GTT. In Advanced Context: Defines the privilege level for the context. 0: User mode context. 1: Supervisor mode context.</p> <p>Bit[5] - Deeper IA coherency Support: In Advanced Context: Defines the level of IA coherency. 0: IA coherency is provided at LLC level for all streams of GPU (i.e. Gen7.5 like mode). 1: IA coherency is provided at L3 level for EU data accesses of GPU.</p> <p>Bit[4] - A and D Support / 32 and 64b Address Support: Differs in legacy vs advanced context modes: In Legacy Context: Defines 32b vs 64b (48b canonical) addressing format: 0: 32b addressing format. 1: 64b (48b canonical) addressing format. In Advanced Context: Defines A and D bit support: 0: A and D bit management in page tables is NOT supported. 1: A and D bit management in page tables is supported.</p> <p>Bit[3] - Context Type: Legacy vs Advanced: Defines the context type 0: Advanced Context: Defines the rest of the advanced capabilities (i.e. OS page table support, fault models). Note that advanced context is not bounded to GPGPU. 1: Legacy Context: Defines the context as legacy mode which is similar to prior generations of Gen8. Note that: Bits [8:4] differs in functions when legacy vs advanced context modes are selected.</p>	Default Value:	00000009h	Access:	R/W
Default Value:	00000009h					
Access:	R/W					

## GFX\_CTX\_EDR\_L - GFX Context Element Descriptor (Low Part)

		Bit[2] - FR: Command streamer specific.
		Bit[1] - Scheduling Mode: 1: Indicates execlist mode of scheduling. 0: Indicates Ring Buffer mode of scheduling. Bit[0] - Valid: Indicates that element descriptor is valid. If GAM is programmed with an invalid descriptor, it continues but flags an error.

## GFX Fault Counter

<b>GFX_FAULT_CNTR - GFX Fault Counter</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 045A0h						
DWord	Bit	Description				
0	31:0	<b>GFX Fault Counter</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This counter only applies to advance context when fault and stream mode is selected.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## GFX Fixed Counter

<b>GFX_FIXED_CNTR - GFX Fixed Counter</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 045A4h		
DWord	Bit	Description
0	31:0	<b>GFX Fixed Counter</b> Default Value: 0000000h Access: RO This counter only applies to advance context when fault and stream mode is selected.

## GFX PDP0/PML4/PASID Descriptor (High Part)

<b>GFX_CTX_PDP0_H - GFX PDP0/PML4/PASID Descriptor (High Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0440Ch					
DWord	Bit	Description				
0	31:0	<p><b>GFX PDP0/PML4/PASID Descriptor (High Part)</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>PDP0/PML4/PASID:  This register can contain three values which depend on the element descriptor definition.  PASID[19:0]: Populated in the first 20bits of the register and selected when Advanced Context flag is set.  PML4[38:12]: Pointer to base address of PML4 and selected when Legacy Context flag is set and 64b address support is selected.  PDP0[38:12]: Pointer to one of the four page directory pointer (lowest) and defines the first 0-1GB of memory mapping.  Note: This is a guest physical address.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GFX PDP0/PML4/PASID Descriptor (Low Part)

<b>GFX_CTX_PDP0_L - GFX PDP0/PML4/PASID Descriptor (Low Part)</b>						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<p><b>GFX PDP0/PML4/PASID Descriptor (Low Part)</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PDP0/PML4/PASID:      This register can contain three values which depend on the element descriptor definition.      PASID[19:0]: Populated in the first 20 bits of the register and selected when Advanced Context flag is set.      PML4[38:12]: Pointer to base address of PML4 and selected when Legacy Context flag is set and 64b address support is selected.      PDP0[38:12]: Pointer to one of the four page directory pointer (lowest) and defines the first 0-1GB of memory mapping.      Note: This is a guest physical address.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GFX PDP1 Descriptor Register (High Part)

<b>GFX_CTX_PDP1_H - GFX PDP1 Descriptor Register (High Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04414h					
DWord	Bit	Description				
0	31:0	<p><b>GFX PDP1 Descriptor Register (High Part)</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Pointer to one of the four page directory pointer (lowest+1) and defines the first 1-2GB of memory mapping.  Note: This is a guest physical address.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GFX PDP1 Descriptor Register (Low Part)

<b>GFX_CTX_PDP1_L - GFX PDP1 Descriptor Register (Low Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04410h					
DWord	Bit	Description				
0	31:0	<b>GFX PDP1 Descriptor Register (Low Part)</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Pointer to one of the four page directory pointer (lowest+1) and defines the first 1-2GB of memory mapping.  Note: This is a guest physical address.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GFX PDP2 Descriptor Register (High Part)

<b>GFX_CTX_PDP2_H - GFX PDP2 Descriptor Register (High Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0441Ch					
DWord	Bit	Description				
0	31:0	<p><b>GFX PDP2 Descriptor Register (High Part)</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Pointer to one of the four page directory pointer (lowest+2) and defines the first 2-3GB of memory mapping.  Note: This is a guest physical address.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GFX PDP2 Descriptor Register (Low Part)

<b>GFX_CTX_PDP2_L - GFX PDP2 Descriptor Register (Low Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04418h					
DWord	Bit	Description				
0	31:0	<b>GFX PDP2 Descriptor Register (Low Part)</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p style="margin-top: 2px;">Pointer to one of the four page directory pointer (lowest+2) and defines the first 2-3GB of memory mapping.</p> <p style="margin-top: 2px;">Note: This is a guest physical address.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GFX PDP3 Descriptor Register (High Part)

<b>GFX_CTX_PDP3_H - GFX PDP3 Descriptor Register (High Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04424h					
DWord	Bit	Description				
0	31:0	<p><b>GFX PDP3 Descriptor Register (High Part)</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Pointer to one of the four page directory pointer (lowest+3) and defines the first 3-4GB of memory mapping.  Note: This is a guest physical address.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GFX PDP3 Descriptor Register (Low Part)

<b>GFX_CTX_PDP3_L - GFX PDP3 Descriptor Register (Low Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04420h					
DWord	Bit	Description				
0	31:0	<b>GFX PDP3 Descriptor Register (Low Part)</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Pointer to one of the four page directory pointer (lowest+3) and defines the first 3-4GB of memory mapping.  Note: This is a guest physical address.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GGC

<b>GGC - GGC</b>		
Register Space: PCI: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000028		
Size (in bits): 32		
Address: 00050h		
GMCH Graphics Control Register.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:15	<b>RESERVED</b>
		Default Value: 00000h
		Access: RO
	14	<b>VAMEN</b> Enables the use of the iGFX engines for Versatile Acceleration. 1 - iGFX engines are in Versatile Acceleration Mode. Device 2 Class Code is 048000h. 0 - iGFX engines are in iGFX Mode. Device 2 Class Code is 030000h.
13:10	13:10	<b>RESERVED</b>
		Default Value: 0h
		Access: RO
9:8	9:8	<b>GGMS</b> GTT Graphics Memory Size (GGMS): This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics Translation Table. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled. GSM is assumed to be a contiguous physical DRAM space with DSM, and BIOS needs to allocate a contiguous memory chunk. Hardware will derive the base of GSM from DSM only using the GSM size programmed in the register. Hardware functionality in case of programming this value to Reserved is not guaranteed. 0h: No Preallocated Memory 1h: 2MB of Preallocated Memory 2h: 4MB of Preallocated Memory 3h: 8MB of Preallocated Memory

**GGC - GGC**

7:3	<p><b>GMS</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">00101b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W Lock</td></tr> </table> <p>Graphics Mode Select(GMS):      This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics device in VGA (non-linear) and Native (linear) modes. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.      Hardware does not clear or set any of these bits automatically based on IGD being disabled/enabled. BIOS Requirement: BIOS must not set this field to 0h if IVD (bit 1 of this register) is 0.</p> <p>0h = 0MB      1h = 32MB      2h = 64MB      3h = 96MB      4h = 128MB      5h = 160MB      6h = 192MB      7h = 224MB      8h = 256MB      9h = 288MB      Ah = 320MB      Bh = 352MB      Ch = 384MB      Dh = 416MB      Eh = 448MB      Fh = 480MB      10h = 512MB      11h = 8MB      12h = 12MB      13h = 16MB      14h = 20MB      15h = 24MB      16h = 28MB      17h = 36MB      18h = 40MB      19h = 44MB      1Ah = 48MB      1Bh = 52MB      1Ch = 56MB      1Dh = 60MB      1Eh = Reserved      1Fh = Reserved      ....      20h:1024MB (Not supported for CHV, BSW)</p>	Default Value:	00101b	Access:	R/W Lock
Default Value:	00101b				
Access:	R/W Lock				

## **GGC - GGC**

		<p>.....</p> <p>30h:1536MB (Not supported for CHV, BSW)</p> <p>.....</p> <p>40h:2048MB (Not supported for CHV, BSW)</p> <p>.....</p> <p>80h:4096MB (Not supported for CHV, BSW)</p> <p>81h - FF:Reserved</p> <p>Other = Reserved</p> <p>When GMS != '0 (and VD=0):</p> <p>Address[31:0] is compared with VGA memory range. (The VGA memory range is A_0000h to B_FFFFh.). If there is a match and MSE = 1 and MEMRD or MEMWR, the access will route as a Rmdwvgamemen_cr cycle on the Rmbus. If the Rmbus returns a hit the GVD will select the command. As well, when 0 the GVD will check if scldown3_address[15:0] is one of the VGA IO register range. (The VGA IO range is 03B0h - 03BBh and 03C0h - 03DFh.) If there is a match and IOSE = 1 and the SCL command is either an IORD or IOWR, the GVD will initiate a (VGA) register cycle on the Rmbus. If the Rmbus returns a hit the GVD will select the command</p> <p>When GMS == '0 :</p> <p>No address compare will occur against VGA memory range or the VGA IO register range. Also, CC[15:8] is changed to 8'h80 from 8'h00</p>				
	2	<p><b>RESERVED</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	1	<p><b>VGA_DISABLE</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>VGA Disable (VD):</p> <p>0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class Code within Device 2 Class Code register is 00.</p> <p>1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub- Class Code field within Device 2 function 0 Class Code register is 80.</p> <p>BIOS Requirement: BIOS must not set this bit to 0 if the GMS field pre-allocates no memory. This bit MUST be set to 1 if Device 2 is disabled either via a fuse or fuse override (CAPID0[38] = 1) or via a register (DEVEN[3] = 0).</p>	Default Value:	0b	Access:	R/W Lock
Default Value:	0b					
Access:	R/W Lock					
	0	<p><b>GGCLK</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When set to 1b, this will lock all the bits in this register.</p>	Default Value:	0b	Access:	R/W Lock
Default Value:	0b					
Access:	R/W Lock					

## Global Clear Value Register 0

<b>GLOBAL_CLEAR_VALUE_0 - Global Clear Value Register 0</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 07700h		
This register is to be used to program bits 31:0 of the Global clear value to be used for non MSRT render targets. This value will be used by pixel backend hardware in place of the 0/1 clear values, if the "Use Global Clear Value" bit is set.		
DWord	Bit	Description
0	31:0	<b>Global Clear Value 0</b> Contains bits 31:0 of the global clear value. Clear value will be in native RT format. Clear Value for 8/16/32 bpp RTs will be contained in this format. For the rest it will contain bits 31:0.

## Global Clear Value Register 1

<b>GLOBAL_CLEAR_VALUE_1 - Global Clear Value Register 1</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	07704h	
This register is to be used to program bits 63:32 of the Global clear value to be used for non MSRT render targets. This value will be used by pixel backend hardware in place of the 0/1 clear values, if the "Use Global Clear Value" bit is set.		
DWord	Bit	Description
0	31:0	<p><b>Global Clear Value 1</b></p> <p>Contains bits 63:32 of the global clear value. Clear value will be in native RT format. This field will contain bits 63:32 of the clear value of 64 bpp and 128 bpp RTs.</p>

## Global Clear Value Register 2

<b>GLOBAL_CLEAR_VALUE_2 - Global Clear Value Register 2</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 07708h		
This register is to be used to program bits 95:64 of the Global clear value to be used for non MSRT render targets. This value will be used by pixel backend hardware in place of the 0/1 clear values, if the "Use Global Clear Value" bit is set.		
DWord	Bit	Description
0	31:0	<b>Global Clear Value 2</b> Contains bits 95:64 of the global clear value. Clear value will be in native RT format. Clear value will be in native RT format. This field will contain bits 95:64 of the clear value for 128 bpp RTs.

## Global Clear Value Register 3

<b>GLOBAL_CLEAR_VALUE_3 - Global Clear Value Register 3</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	0770Ch	
This register is to be used to program bits 127:96 of the Global clear value to be used for non MSRT render targets. This value will be used by pixel backend hardware in place of the 0/1 clear values, if the "Use Global Clear Value" bit is set.		
DWord	Bit	Description
0	31:0	<p><b>Global Clear Value 3</b></p> <p>Contains bits 127:96 of the global clear value. Clear value will be in native RT format. This field will contain bits 127:96 of the clear value for 128 bpp RTs.</p>

## Global Invalidation Register

GLBLINVL - Global Invalidation Register				
DWord	Bit	Description		
0	31:3	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved.</p>	Access:	RO
Access:	RO			
2	<p><b>Cross sync read disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>lpconf_crs_sync_dis: Cross Sync Read Disable (CSRD).      Cross Sync Read Disable (CSRD): Cross Sync Read Disable: upon a SYNC from HDC, follow with a write to cross SYNC Push and read to the same address.      When set read is disabled.</p>	Access:	R/W	
Access:	R/W			
1	<p><b>Disables hashing function</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Disables hashing function (DISHF):      Disables hashing function to generate bank_id[1:0] for L3\$ bank accessing, and forces the use of address[7:6] for bank_id[1:0].0: (default) Hash function enabled to generate L3\$ bank IDs.      1: L3\$ address[7:6] used as L3\$ bank IDs.      lpconf_csr_l3bankidhashdis.      (This bit needs to set corresponding bit lncf_csr_l3bankidhashdis in LNCF.)</p>	Access:	R/W	
Access:	R/W			
0	<b>Reserved</b>			

## Global Microcontroller Hardware Fatal Error Notification

<b>HUC_HW_FATAL_ERROR - Global Microcontroller Hardware Fatal Error Notification</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0D598h	
Valid Projects:	CHV, BSW	
This register is used to HW to log the type of error encountered by HUC during operation. Bits in the register indicate the type of error and HW sets the corresponding bit when a certain type of error occurs. Graphics driver is expected to inspect, respond and clear. To clear a bit, SW must write 1 to the appropriate bit.		
DWord	Bit	Description
0	31:18	<b>Reserved</b> Format: <input type="text"/> MBZ
	17	<b>Reserved</b> Format: <input type="text"/> U1
	16	<b>(INT)Local APIC Enable Error (?)</b> Format: <input type="text"/> U1
	15:0	<b>Reserved</b> Format: <input type="text"/> MBZ

## Global System Interrupt Routine

### EU\_GLOBAL\_SIP - Global System Interrupt Routine

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000000

Access: R/W

Size (in bits): 32

Address: 0E42Ch

DWord	Bit	Description					
0	31:3	<b>Global SIP</b> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:3]</td> </tr> </table> <p>Specifies the base address for System Interrupt Routine that over-rides the SIP set by the state (STATE_SIP).</p>	Format:	GraphicsAddress[31:3]			
Format:	GraphicsAddress[31:3]						
2:1	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
0	<b>Global SIP Enable</b> <p>The bit specifies if the System Routine starts from the Global SIP provided by the DW OR the SIP provided by the state (STATE_SIP)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SIP used is from STATE_EIP</td> </tr> <tr> <td>1</td> <td>SIP used is from MMIO register</td> </tr> </tbody> </table>	Value	Name	0	SIP used is from STATE_EIP	1	SIP used is from MMIO register
Value	Name						
0	SIP used is from STATE_EIP						
1	SIP used is from MMIO register						

## GMADR LSB

<b>GMADR LSB - GMADR LSB</b>						
Register Space: PCI: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x0000000C						
Size (in bits): 32						
Address: 00018h						
<p>Gfx Aperture location.</p> <p>GMADR is a Prefetchable range in order to apply USWC attribute (from the processor point of view) to that range. The USWC attribute is used by the processor for write combining.</p> <p>Accesses to this range will be translated to DRAM Physical memory addresses. Fence registers may be used to sub-divide this range and allow tiled surfaces (determined by fence registers).</p> <p>The supported sizes are determined by the MSAC register.</p>						
DWord	Bit	Description				
0	31	<b>ADMSK4096</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>4096MB Address Mask (ADMSK4096): Locked with MSAC.APSZ[4]. See MSAC (Dev2, Func 0, offset 62h) for details.</p>	Default Value:	0b	Access:	R/W Lock
Default Value:	0b					
Access:	R/W Lock					
30	<b>ADMSK2048</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>2048MB Address Mask (ADMSK2048): Locked with MSAC.APSZ[3]. See MSAC (Dev2, Func 0, offset 62h) for details.</p>	Default Value:	0b	Access:	R/W Lock	
Default Value:	0b					
Access:	R/W Lock					
29	<b>ADMSK1024</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>1024MB Address Mask (ADMSK1024): Locked with MSAC.APSZ[2]. See MSAC (Dev2, Func 0, offset 62h) for details.</p>	Default Value:	0b	Access:	R/W Lock	
Default Value:	0b					
Access:	R/W Lock					
28	<b>ADMSK512</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>512MB Address Mask (ADMSK512): Locked with MSAC.APSZ[1]. See MSAC (Dev2, Func 0, offset 62h) for details.</p>	Default Value:	0b	Access:	R/W Lock	
Default Value:	0b					
Access:	R/W Lock					

## GMADR\_LSB - GMADR\_LSB

	27	<p><b>ADMSK256</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px;">0b</td> </tr> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">R/W Lock</td> </tr> </table> <p>256MB Address Mask (ADMSK256): Locked with MSAC.APSZ[0]. See MSAC (Dev2, Func 0, offset 62h) for details.</p>	Default Value:	0b	Access:	R/W Lock
Default Value:	0b					
Access:	R/W Lock					
	26:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px;">000000h</td> </tr> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> </table> <p>Address Mask (ADM): Hardwired to 0s to indicate at least 128MB address range.</p>	Default Value:	000000h	Access:	RO
Default Value:	000000h					
Access:	RO					
	3	<p><b>PREFMEM</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px;">1b</td> </tr> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> </table> <p>Prefetchable Memory (PREFMEM): Hardwired to 1 to enable prefetching.</p>	Default Value:	1b	Access:	RO
Default Value:	1b					
Access:	RO					
	2:1	<p><b>MEMTYP</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px;">10b</td> </tr> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> </table> <p>Memory Type (MEMTYP):</p> <p>00: To indicate 32 bit base address    01: Reserved    10: To indicate 64 bit base address    11: Reserved</p>	Default Value:	10b	Access:	RO
Default Value:	10b					
Access:	RO					
	0	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px;">0b</td> </tr> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> </table> <p>Memory/IO Space (MIOS): Hardwired to 0 to indicate memory space.</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					

## GMADR\_MSB

GMADR_MSB - GMADR_MSB							
Register Space: PCI: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32							
Address: 0001Ch							
Gfx Aperture location. GMADR is a Prefetchable range in order to apply USWC attribute (from the processor point of view) to that range. The USWC attribute is used by the processor for write combining. Accesses to this range will be translated to DRAM Physical memory addresses. Fence registers may be used to sub-divide this range and allow tiled surfaces (determined by fence registers). The supported sizes are determined by the MSAC register.							
DWord	Bit	Description					
0	31:4	<b>MBA_MSB28</b>					
		Default Value: 0000000h Access: R/W					
	3:0	<table border="1"> <thead> <tr> <th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>Set by the OS, these bits correspond to address signals [63:39]</td><td></td></tr> <tr> <td>Made them spare RW bits.</td><td>CHV, BSW</td></tr> </tbody> </table>	Description	Project	Set by the OS, these bits correspond to address signals [63:39]		Made them spare RW bits.
Description	Project						
Set by the OS, these bits correspond to address signals [63:39]							
Made them spare RW bits.	CHV, BSW						
<b>MBA</b> Default Value: 0h Access: R/W Memory Base Address (MBA) Set by the OS, these bits correspond to address signals [35:32]							

## GMBC Message Register

GMBCMSG - GMBC Message Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 08500h				
GMBC Message Register				
DWord	Bit	Description		
0	31:12	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
Access:	RO			
11	<b>Context Restore Message</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Context Restore Message 1 = Context Restore Message From CS 0 = Not a Message, GMBC clears when sending ACK to CS.	Access:	R/W	
Access:	R/W			
10	<b>MBC BUSY ACK Message</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> 1 = Busy Ack message from GPMG 0 = IDLE (non-busy) Ack message from GPMG	Access:	R/W	
Access:	R/W			
9:7	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO	
Access:	RO			
6	<b>Block Message</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Block Message from GPMG 1 = Block Outbound GAM Traffic and wait for outstanding GAM write requests to be GO'd and reads to return 0 = Unblock Outbound GAM traffic	Access:	R/W	
Access:	R/W			
5	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO	
Access:	RO			
4	<b>Arbitration request/release ACK</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			

## **GMBCMSG - GMBC Message Register**

		Global Arb request ACK message: 1 = GPMG ACK of GMBC Global Arb Update Request. 0 = GPMG ACK of GMBC Global Arb Release Request.				
	3	<b>RSVD</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%; text-align: right;">RO</td> </tr> <tr> <td colspan="2">Reserved</td> </tr> </table>	Access:	RO	Reserved	
Access:	RO					
Reserved						
	2	<b>Fuse Fetch Message</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%; text-align: right;">R/W</td> </tr> <tr> <td colspan="2">Fuse Fetch message: written to 1 by GPMG to indicate GMBC should perform a fuse fetch. Cleared by GMBC when done with the fuse fetch.</td> </tr> </table>	Access:	R/W	Fuse Fetch message: written to 1 by GPMG to indicate GMBC should perform a fuse fetch. Cleared by GMBC when done with the fuse fetch.	
Access:	R/W					
Fuse Fetch message: written to 1 by GPMG to indicate GMBC should perform a fuse fetch. Cleared by GMBC when done with the fuse fetch.						
	1:0	<b>RSVD</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%; text-align: right;">RO</td> </tr> <tr> <td colspan="2">Reserved</td> </tr> </table>	Access:	RO	Reserved	
Access:	RO					
Reserved						

## GO Messaging Register for GAMunit

MSG_GO_GAM - GO Messaging Register for GAMunit		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 16		
Address: 08028h		
Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. In order to set bit0, for example, the data would be 0x0001_0001. In order to clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel. <b>GA*</b> Response to Allow Graphics Cycles to Read/Write from Memory 1'b0 : No gfx cycles allowed to memory <default> 1'b1 : Allow gfx cycles to memory gpm currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.		
DWord	Bit	Description
0	15:7	<b>Reserved</b> Access: RO
	6	<b>GA* Response to Allow Wi-Di Graphics Cycles to Read/Write from Memory</b> Access: R/W [6] Controls Wi-Di Cycles (winunit)
	5	<b>Reserved</b>
	4	<b>GA* Response to Allow Blitter Graphics Cycles to Read/Write from Memory</b> Access: R/W [4] Controls Blitter Cycles (bcsunit)
	3	<b>GA* Response to Allow VEBox Graphics Cycles to Read/Write from Memory</b> Access: R/W [3] Controls VEBox Cycles (vecsunit)
	2	<b>GA* Response to Allow Media1 Graphics Cycles to Read/Write from Memory</b> Access: R/W [2] Controls Media1 Cycles (vcs1unit)
	1	<b>GA* Response to Allow Media0 Graphics Cycles to Read/Write from Memory</b> Access: R/W [1] Controls Media0 Cycles (vcs0unit)

## MSG\_GO\_GAM - GO Messaging Register for GAMunit

0	<b>GA* Response to Allow Render Graphics Cycles to Read/Write from Memory</b> Access: [0] Controls Render Cycles (csunit)	R/W

## Go Protocol GAM Request

GO_GAM_REQ - Go Protocol GAM Request								
DWord	Bit	Description						
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved.</td><td></td></tr> </table>	Default Value:	0000h	Access:	RO	Reserved.	
Default Value:	0000h							
Access:	RO							
Reserved.								
	15	<b>GO_PROTOCOL_GAM_REQUEST15</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Go Protocol Request Reasons:            1'b0: Engine will NOT be resetting.            1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).            Preparation for FLR (device) reset (cdevrst_b).</p>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							
	14	<b>GO_PROTOCOL_GAM_REQUEST14</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Go Protocol Request Reasons:            1'b0: Engine will NOT be resetting.            1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).            Preparation for Media1 reset (vcs1unit).</p>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							
	13	<b>GO_PROTOCOL_GAM_REQUEST13</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Go Protocol Request Reasons:            1'b0: Engine will NOT be resetting.            1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).            Preparation for Wi-Di reset (winunit).</p>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b							
Project:	CHV, BSW							
Access:	R/W							

## GO\_GAM\_REQ - Go Protocol GAM Request

12	<b>GO_PROTOCOL_GAM_REQUEST12</b>	
	Default Value:	0b
	Project:	CHV, BSW
	Access:	R/W
	Go Protocol Request Reasons: 1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset). Preparation for P24C reset (gucunit).	
11	<b>GO_PROTOCOL_GAM_REQUEST11</b>	
	Default Value:	0b
	Project:	CHV, BSW
	Access:	R/W
	Go Protocol Request Reasons: 1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset). Preparation for Blitter reset (bcsunit).	
10	<b>GO_PROTOCOL_GAM_REQUEST10</b>	
	Default Value:	0b
	Project:	CHV, BSW
	Access:	R/W
	Go Protocol Request Reasons: 1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset). Preparation for VEBox reset (vecsunit).	
9	<b>GO_PROTOCOL_GAM_REQUEST9</b>	
	Default Value:	0b
	Project:	CHV, BSW
	Access:	R/W
	Go Protocol Request Reasons: 1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset). Preparation for Media0 reset (vcs0unit).	
8	<b>GO_PROTOCOL_GAM_REQUEST8</b>	
	Default Value:	0b
	Project:	CHV, BSW

## GO\_GAM\_REQ - Go Protocol GAM Request

		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Go Protocol Request Reasons:            1'b0: Engine will NOT be resetting.            1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).            Preparation for Render reset (csunit).</p>	Access:	R/W		
Access:	R/W					
7	<b>Reserved</b>					
6	<b>GO_PROTOCOL_GAM_REQUEST6</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GPM to GAM Go Protocol Request.            0: No graphic cycles allowed to memory (default).            1: Allow graphic cycles to memory.            Controls Wi-Di Cycles (winunit).            GPM currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
5	<b>Reserved</b>					
4	<b>GO_PROTOCOL_GAM_REQUEST4</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GPM to GAM Go Protocol Request.            0: No graphic cycles allowed to memory (default).            1: Allow graphic cycles to memory.            Controls Blitter Cycles (bcsunit).            GPM currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
3	<b>GO_PROTOCOL_GAM_REQUEST3</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GPM to GAM Go Protocol Request.            0: No graphic cycles allowed to memory (default).            1: Allow graphic cycles to memory.            Controls VEBox Cycles (vecsunit).            GPM currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
2	<b>GO_PROTOCOL_GAM_REQUEST2</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GPM to GAM Go Protocol Request.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

<b>GO_GAM_REQ - Go Protocol GAM Request</b>								
		0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls Media1 Cycles (vcs1unit). GPM currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.						
	1	<b>GO_PROTOCOL_GAM_REQUEST1</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> GPM to GAM Go Protocol Request. 0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls Media0 Cycles (vcs0unit). GPM currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.			Default Value:	0b	Access:	R/W
Default Value:	0b							
Access:	R/W							
	0	<b>GO_PROTOCOL_GAM_REQUEST0</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> GPM to GAM Go Protocol Request. 0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls Render Cycles (csunit). GPM currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.			Default Value:	0b	Access:	R/W
Default Value:	0b							
Access:	R/W							

## GPA to HPA Translation Request

GPA2HPAR - GPA to HPA Translation Request						
DWord	Bit	Description				
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Mask Bits act as Write Enables for the bits[15:0] of this register.</p>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15	<p><b>GPA to HPA Translation Request 15</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	14	<p><b>GPA to HPA Translation Request 14</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	13	<p><b>GPA to HPA Translation Request 13</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	12	<p><b>GPA to HPA Translation Request 12</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	11	<p><b>GPA to HPA Translation Request 11</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For Future Use.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## GPA2HPAR - GPA to HPA Translation Request

		This bit is self clear.
10	<b>GPA to HPA Translation Request 10</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
9	<b>GPA to HPA Translation Request 9</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
8	<b>GPA to HPA Translation Request 8</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
7	<b>GPA to HPA Translation Request 7</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
6	<b>GPA to HPA Translation Request 6</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
5	<b>GPA to HPA Translation Request 5</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
4	<b>GPA to HPA Translation Request 4</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
3	<b>GPA to HPA Translation Request 3</b>	
	Default Value:	0b
	Access:	R/W

## GPA2HPAR - GPA to HPA Translation Request

		For Future Use. This bit is self clear.
2	<b>GPA to HPA Translation Request 2</b>	Default Value: 0b Access: R/W Bit[2]: A request for GPA to HPA translation. Note that GPA register should have been written prior to sending the message for the translation. Mask bit[18] needs to be enabled to program the register. This bit is self clear.
1	<b>GPA to HPA Translation Request 1</b>	Default Value: 0b Access: R/W For Future Use. This bit is self clear.
0	<b>GPA to HPA Translation Request 0</b>	Default Value: 0b Access: R/W For Future Use. This bit is self clear.

## GPA value for GPA to HPA Translation

<b>GPA2HPAV - GPA value for GPA to HPA Translation</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04210h					
DWord	Bit	Description				
0	31:0	<p><b>GPA value for GPA to HPA Translation</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>The GPA value of the page that requires the GPA=&gt;HPA translation bits[39:12] map to [28:1] of the register.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GPGPU Context Restore Request To TDL

<b>GPGPU_CTX_RESTORE - GPGPU Context Restore Request To TDL</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	WO
Size (in bits):	32
Address:	0E4CCh
Name:	GPGPU Context Restore Request To TDL Slice 0 SubSlice 0
ShortName:	GPGPU_CTX_RESTORE_S0_SS0
Valid Projects:	CHV, BSW
Address:	0E5CCh
Name:	GPGPU Context Restore Request To TDL Slice 0 SubSlice 1
ShortName:	GPGPU_CTX_RESTORE_S0_SS1
Valid Projects:	CHV, BSW
Address:	0E6CCh
Name:	GPGPU Context Restore Request To TDL Slice 0 SubSlice 2
ShortName:	GPGPU_CTX_RESTORE_S0_SS2
Valid Projects:	CHV, BSW
Address:	0E4DCh
Name:	GPGPU Context Restore Request To TDL Slice 1 SubSlice 0
ShortName:	GPGPU_CTX_RESTORE_S1_SS0
Valid Projects:	CHV, BSW
Address:	0E5DCh
Name:	GPGPU Context Restore Request To TDL Slice 1 SubSlice 1
ShortName:	GPGPU_CTX_RESTORE_S1_SS1
Valid Projects:	CHV, BSW
Address:	0E6DCh
Name:	GPGPU Context Restore Request To TDL Slice 1 SubSlice 2
ShortName:	GPGPU_CTX_RESTORE_S1_SS2
Valid Projects:	CHV, BSW
Address:	0E4ECh
Name:	GPGPU Context Restore Request To TDL Slice 2 SubSlice 0
ShortName:	GPGPU_CTX_RESTORE_S2_SS0
Valid Projects:	CHV, BSW

## GPGPU\_CTX\_RESTORE - GPGPU Context Restore Request To TDL

Address: 0E5ECh  
 Name: GPGPU Context Restore Request To TDL Slice 2 SubSlice 1  
 ShortName: GPGPU\_CTX\_RESTORE\_S2\_SS1  
 Valid Projects: CHV, BSW

Address: 0E6ECh  
 Name: GPGPU Context Restore Request To TDL Slice 2 SubSlice 2  
 ShortName: GPGPU\_CTX\_RESTORE\_S2\_SS2  
 Valid Projects: CHV, BSW

DWord	Bit	Description
0	31:0	<b>Reserved</b> Format: MBZ

## GPGPU Context Save Request To TDL

<b>GPGPU_CTX_SAVE - GPGPU Context Save Request To TDL</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	WO	
Size (in bits):	32	
Address:	0E4D8h	
Valid Projects:	CHV, BSW	
DWord	Bit	Description
0	31:0	<b>Reserved</b> Format: MBZ

## GPGPU Dispatch Dimension X

GPGPU_DISPATCHDIMX - GPGPU Dispatch Dimension X												
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32												
Address: 02500h												
DWord	Bit	Description										
0	31:0	<p><b>Dispatch Dimension X</b></p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">The number of thread groups to be dispatched in the X dimension (max x + 1).</td></tr> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> <tr> <td>0, FFFFFFFFh</td><td></td><td>CHV, BSW</td></tr> </table>	Format:	U32	The number of thread groups to be dispatched in the X dimension (max x + 1).		Value	Name	Project	0, FFFFFFFFh		CHV, BSW
Format:	U32											
The number of thread groups to be dispatched in the X dimension (max x + 1).												
Value	Name	Project										
0, FFFFFFFFh		CHV, BSW										

## GPGPU Dispatch Dimension Y

GPGPU_DISPATCHDIMY - GPGPU Dispatch Dimension Y												
DWord	Bit	Description										
0	31:0	<p><b>Dispatch Dimension Y</b></p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">The number of thread groups to be dispatched in the Y dimension (max y + 1)</td> </tr> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> <tr> <td>0, FFFFFFFFh</td><td></td><td>CHV, BSW</td></tr> </table>	Format:	U32	The number of thread groups to be dispatched in the Y dimension (max y + 1)		Value	Name	Project	0, FFFFFFFFh		CHV, BSW
Format:	U32											
The number of thread groups to be dispatched in the Y dimension (max y + 1)												
Value	Name	Project										
0, FFFFFFFFh		CHV, BSW										

## GPGPU Dispatch Dimension Z

GPGPU_DISPATCHDIMZ - GPGPU Dispatch Dimension Z												
DWord	Bit	Description										
0	31:0	<p><b>Dispatch Dimension Z</b></p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">The number of thread groups to be dispatched in the Zdimension (max Z + 1)</td></tr> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> <tr> <td>0, FFFFFFFFh</td><td></td><td>CHV, BSW</td></tr> </table>	Format:	U32	The number of thread groups to be dispatched in the Zdimension (max Z + 1)		Value	Name	Project	0, FFFFFFFFh		CHV, BSW
Format:	U32											
The number of thread groups to be dispatched in the Zdimension (max Z + 1)												
Value	Name	Project										
0, FFFFFFFFh		CHV, BSW										

## GPU\_Ticks\_Counter

GPU_TICKS - GPU_Ticks_Counter				
DWord	Bit	Description		
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This 32-bit field returns bits 31:0 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Format:	U32
Format:	U32			

## Graphics Device Reset Control

GDRST - Graphics Device Reset Control								
DWord	Bit	Description						
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO				
Access:	RO							
	6	<p><b>Initiate Graphics WIDI soft reset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Graphics WIDI Soft-Reset Control (cwrst_b):            '1' : Initiate a graphics WIDI domain reset.            - Cleared by CP once the reset is complete            '0' : N/A            - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.</p> <p>Note: This is a non-posted register.</p> <table border="1"> <tr> <th>Programming Notes</th> <th>Project</th> </tr> <tr> <td>WDBOX is defeatured for CHV, BSW, therefore, this bit should not be used and must be zero at all times.</td> <td>CHV, BSW</td> </tr> </table>	Access:	R/W Set	Programming Notes	Project	WDBOX is defeatured for CHV, BSW, therefore, this bit should not be used and must be zero at all times.	CHV, BSW
Access:	R/W Set							
Programming Notes	Project							
WDBOX is defeatured for CHV, BSW, therefore, this bit should not be used and must be zero at all times.	CHV, BSW							
	5	<p><b>Reserved</b></p>						
	4	<p><b>Initiate Graphics Vebox Soft Reset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Graphics VEbox Soft-Reset Control:            '1' : Initiate a graphics Vebox domain reset.            - Cleared by CP once the reset is complete            '0' : N/A            - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.</p> <p>Note: This is a non-posted register.</p>	Access:	R/W Set				
Access:	R/W Set							
	3	<p><b>Initiate Graphics Blitter Soft Reset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Graphics Blitter Soft-Reset Control:            '1' : Initiate a graphics blitter domain reset.            - Cleared by CP once the reset is complete            '0' : N/A</p>	Access:	R/W Set				
Access:	R/W Set							

## GDRST - Graphics Device Reset Control

		<ul style="list-style-type: none"> <li>- Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.</li> </ul> <p>Note: This is a non-posted register.</p>		
2	<b>Initiate Graphics Media Soft Reset</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">R/W Set</td> </tr> </table> <p>Graphics Media Soft-Reset Control:            '1' : Initiate a graphics media 0 domain reset.            - Cleared by CP once the reset is complete            '0' : N/A            - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.</p> <p>Note: This is a non-posted register.</p>	Access:	R/W Set
Access:	R/W Set			
1	<b>Initiate Graphics Render Soft Reset</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">R/W Set</td> </tr> </table> <p>Graphics Render Soft-Reset Control:            '1' : Initiate a graphics render domain reset.            - Cleared by CP once the reset is complete            '0' : N/A            - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.</p> <p>Note: This is a non-posted register.</p>	Access:	R/W Set
Access:	R/W Set			
0	<b>Initiate Graphics Full Soft Reset</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">R/W Set</td> </tr> </table> <p>Graphics Full Soft-Reset Control:            '1' : Initiate a full graphics reset (i.e., graphics render, media, and blitter reset).            - Cleared by CP once the reset is complete            '0' : N/A            - Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.</p> <p>Note: This is a non-posted register.</p>	Access:	R/W Set
Access:	R/W Set			

## Graphics Mode Register

GFX_MODE - Graphics Mode Register						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	RenderCS					
Default Value:	0x00000000 [CHV:B, CHV:C, CHV:K] 0x00000800 [CHV:A]					
Size (in bits):	32					
Trusted Type:	1					
Address:	0229Ch					
Valid Projects:	CHV, BSW					
Address:	1229Ch-1229Fh					
Name:	Graphics Mode Register					
ShortName:	GFX_MODE_VCSUNIT0					
Address:	1A29Ch-1A29Fh					
Name:	Graphics Mode Register					
ShortName:	GFX_MODE_VECSUNIT					
Address:	1C29Ch-1C29Fh					
Name:	Graphics Mode Register					
ShortName:	GFX_MODE_VCSUNIT1					
Address:	2229Ch-2229Fh					
Name:	Graphics Mode Register					
ShortName:	GFX_MODE_BCSUNIT					
<b>Description</b>						
This register contains a control bit for the new exelist and 2-level PPGTT functions.						
DefaultValue = 00002800h						
DWord	Bit	Description				
0	31:16	<b>Mask Bits</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Mask[15:0]</td></tr> <tr> <td colspan="2" style="padding: 2px;">Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</td></tr> </table>	Format:	Mask[15:0]	Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)	
	Format:	Mask[15:0]				
Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)						
15	<b>Exelist Enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Mask:</td><td style="padding: 2px;">MMIO#31</td></tr> <tr> <td colspan="2" style="padding: 2px;">When set, software can utilize the exelist registers to load a context into hardware. MI_SET_CONTEXT and MI_ARB_CHECK commands will be converted to NOOP if parsed. When this bit is clear, the Exelist mechanism cannot be used. The context must be loaded via MI_SET_CONTEXT and the ring must be loaded via MMIO access.</td></tr> </table>	Mask:	MMIO#31	When set, software can utilize the exelist registers to load a context into hardware. MI_SET_CONTEXT and MI_ARB_CHECK commands will be converted to NOOP if parsed. When this bit is clear, the Exelist mechanism cannot be used. The context must be loaded via MI_SET_CONTEXT and the ring must be loaded via MMIO access.		
Mask:	MMIO#31					
When set, software can utilize the exelist registers to load a context into hardware. MI_SET_CONTEXT and MI_ARB_CHECK commands will be converted to NOOP if parsed. When this bit is clear, the Exelist mechanism cannot be used. The context must be loaded via MI_SET_CONTEXT and the ring must be loaded via MMIO access.						

## GFX\_MODE - Graphics Mode Register

Programming Notes					
This bit is <i>not</i> intended to be changed dynamically. Changing the value of this bit while rendering is in progress will have UNDEFINED results. This bit should be changed only <u>after a full reset</u> and <u>before</u> submitting <i>any</i> commands to the device.					
14	<b>Reserved</b>				
	Project:		CHV, BSW		
13	<b>Flush TLB invalidation Mode</b>				
	Project:		CHV, BSW		
	Format:		U1		
	This field controls the invalidation if the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB only to batch buffer boundaries, to pipe_control commands which have the TLB invalidation bit set and sync flushes. If disabled, the TLB caches are flushed for every full flush of the pipeline.				
12	<b>Reserved</b>				
	Project:		All		
	Format:		MBZ		
11	<b>Reserved</b>				
	Project:		CHV, BSW		
	Format:		MBZ		
11	<b>Replay Mode</b>				
	Project:	CHV, BSW			
	Format:	U1 Context Switch Granularity			
	This field controls the granularity of the replay mechanism when coming back into a previously preempted context.				
Value	Name	Description			
1h	Object Level Preemption <b>[De fault]</b>	Object Level. Preemption is done on an Object Level Boundary in VF. Objects send down by VF are completely rendered. Pipeline is flushed before switching to the next context. On resubmission of the context VF starts parsing from the object where it got preempted last time.			
0h	mid-cmdbuffer preemption	Drawcall Level. Pipeline is flushed before switching to the next context. Commands parsed are committed to completing before a context switch.			
Programming Notes					
A fixed function pipe flush is required before modifying this field.					
The replay mode must be set to 0.					
10	<b>Reserved</b>				
	Project:		All		

## GFX\_MODE - Graphics Mode Register

		Format:	MBZ
9	<b>Per-Process GTT Enable</b>		
	Project: CHV, BSW		
	Format: Enabled		
Per-Process GTT Enable			
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	PPGTT Disable [Default]	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.
	1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.
<b>Programming Notes</b>			
This bit is used for enabling PPGTT access in Ring Buffer mode of scheduling. Privilege field in context descriptor states the same in Execlist Mode of scheduling. This field should be set before programming PDP0/1/2/3 registers in order to set the PPGTT translation of memory access.			
Programming this bit doesn't enable or disable the PPGTT translation of memory access immediately; the change comes in to affect only when the Page Directory registers are programmed. Programming this bit must be followed by programming Page Directory Registers in order to enable or disable the PPGTT translation of memory access.			
8	<b>Reserved</b>		
	Project: CHV, BSW		
7	<b>64Bit Virtual Addressing Enable</b>		
	Project: CHV, BSW		
	Format: Enabled		
Per-Process GTT Enable			
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	64Bit Virtual Addressing Disable [Default]	When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.
<b>Programming Notes</b>			
This bit is only valid when PPGTT is enabled in ring buffer mode of scheduling. Context Descriptor has a similar bit to control 64bit virtual addressing in execlist mode of scheduling. Whether this field is set or clear virtual addresses translated through GTT are always 32Bit. This field should be programmed before enabling PPGTT access. When this field is not set or for GTT virtual addresses, Graphics Address [47:32] field of any commands or register exercised by SW should be programmed to 0x0.			
64 Bit Virtual Addressing is not supported on CHV, BSW and must not be set.			

## GFX\_MODE - Graphics Mode Register

	6:5	<b>Reserved</b>	
		Project:	CHV, BSW
	4	<b>Reserved</b>	
		Project:	CHV, BSW
	3:1	<b>Reserved</b>	
		Project:	CHV, BSW
		Format:	MBZ
	0	<b>Privilege Check Disable</b>	
		Project:	CHV, BSW
		Format:	Enable
		This field when set, disables Privilege Violation checks on non-privileged batch buffers. When set Privileged commands are allowed to be executed from non-privileged batch buffers.	
		<b>Workaround</b>	
		Workaround: Irrespective of "Privilege Check Disable" bit set, HW enforces chained or second level batch buffer "Address Space Indicator" to be PPGTT if the parent batch buffer Address Space Indicator is PPGTT.	

## GS Domain Clock Gate Control Register

GSCKGCTL - GS Domain Clock Gate Control Register				
DWord	Bit	Description		
0	31:29	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> RSVD	Access:	RO
Access:	RO			
	28:24	<b>GMBC Clock Gate IDLE Count</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GMBC IDLE Timer Count Value - bits[27:24]            0 = GMBC Idle timer disabled            1-15 = After GMBC indicates idle, wait this many clocks before gating.            Bit [28] is additional Reserved R/W</p>	Access:	R/W
Access:	R/W			
	23:20	<b>GPMG Clock Gate IDLE Counter</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GPMGi dle timer. GPMG uses this as a its idle counter pre-load value for clock gating            0 = Idle timer disabled            1 - 15 = After unit indicates its idle, wait this many clocks before gating</p>	Access:	R/W
Access:	R/W			
	19:16	<b>GSIDLECNT</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Generic GUNIT GSCLK domain idle timer.            GUNIT GS fubs (other than GMBC) use this as a counter pre-load value            0 = Idle timer disabled            1 - 15 = After a unit indicates idle, wait this many clocks before gating.</p>	Access:	R/W
Access:	R/W			
	15:13	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
Access:	RO			
	12	<b>GDTCKGEN</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			

## GSCKGCTL - GS Domain Clock Gate Control Register

		GDT Clock Gating Enable. 0 = Disable clock gating. 1 = Enable clock gating.		
11	<b>GMBCPCKDIS</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GMBC Performance Monitor Clock Gating Disable 0 = Enable clock gating 1 = Disable clock gating</p>	Access:	R/W
Access:	R/W			
10	<b>GMBCCKGDIS</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GMBC Clock Gating Disable: controls non-performance monitoring related clocks in the GMBC 0 = Enable clock gating 1 = Disable clock gating</p>	Access:	R/W
Access:	R/W			
9	<b>GPMGCKDIS</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GPMG Clock Gating Disable 0 = Enable clock gating 1 = Disable clock gating</p>	Access:	R/W
Access:	R/W			
8	<b>G3DRDCKGDIS</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>G3D Read Return Clock Gating Disable 0 = Enable clock gating 1 = Disable clock gating</p>	Access:	R/W
Access:	R/W			
7	<b>G3DOUTCKGDIS</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>G3D Outbound Clock Gating Disable: controls clocks associated with outbound requests. 0 = Enable clock gating 1 = Disable clock gating</p>	Access:	R/W
Access:	R/W			
6	<b>GMCFGCKGDIS</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GMCFG Clock Gating Disable 0 = Enable clock gating 1 = Disable clock gating</p>	Access:	R/W
Access:	R/W			
5	<b>GKEYSCKGDIS</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			

## GSCKGCTL - GS Domain Clock Gate Control Register

		GKEYS Clock Gating Disable 0 = Enable clock gating 1 = Disable clock gating		
	4	<b>GCCBGSGDIS</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> GCCBGS Clock Gating Disable 0 = Enable clock gating 1 = Disable clock gating	Access:	R/W
Access:	R/W			
	3:0	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
Access:	RO			

## GS Invocation Counter

GS_INVOCATION_COUNT - GS Invocation Counter		
DWord	Bit	Description
0	63:32	<b>GS Invocation Count UDW</b> Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when <b>Statistics Enable</b> is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)
	31:0	<b>GS Invocation Count LDW</b> Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when <b>Statistics Enable</b> is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)

## GS Primitives Counter

<b>GS_PRIMITIVES_COUNT - GS Primitives Counter</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02330h	
<p>This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore.</p>		
DWord	Bit	Description
0	63:32	<b>GS Primitives Count UDW</b> Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)
	31:0	<b>GS Primitives Count LDW</b> Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)

## GT\_CR\_POWER\_METER\_CTRL

PWRMTRLK - GT_CR_POWER_METER_CTRL						
DWord	Bit	Description				
0	31	<b>Power Meter and Push Bus Control Lock</b> <table border="1"> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">Controls whether power meter weights and other push bus control registers are writeable. 0 : Power Meter weights and control registers are writeable. 1: Writes to Power Meter weights and control registers are blocked. Lock bit cannot be cleared without cold reset.</td></tr> </table>	Access:	R/W Lock	Controls whether power meter weights and other push bus control registers are writeable. 0 : Power Meter weights and control registers are writeable. 1: Writes to Power Meter weights and control registers are blocked. Lock bit cannot be cleared without cold reset.	
Access:	R/W Lock					
Controls whether power meter weights and other push bus control registers are writeable. 0 : Power Meter weights and control registers are writeable. 1: Writes to Power Meter weights and control registers are blocked. Lock bit cannot be cleared without cold reset.						
	30:7	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO		
Access:	RO					
	6	<b>Gclk Domain GTI Baseline Energy Count Enable</b> <table border="1"> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">Controls whether the energy counter for the GTI power well, counting in the Gclk domain, is running or not. 0: Accumulator in PM is disabled  1: Accumulator in PM is enabled</td></tr> </table>	Access:	R/W Lock	Controls whether the energy counter for the GTI power well, counting in the Gclk domain, is running or not. 0: Accumulator in PM is disabled  1: Accumulator in PM is enabled	
Access:	R/W Lock					
Controls whether the energy counter for the GTI power well, counting in the Gclk domain, is running or not. 0: Accumulator in PM is disabled  1: Accumulator in PM is enabled						
	5	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO		
Access:	RO					
	4	<b>Render Power Meter Counter Enable</b> <table border="1"> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">Render Power Meter Enable : Controls whether power meter is running or not. 0: All Power meter counters/accumulators in PM are disabled and held at zero. 1: All power meter counters/accumulators in PM are enabled. Note that this bit does not affect intermediate accumulation/overflow logic elsewhere in the Gfx engine.</td></tr> </table>	Access:	R/W Lock	Render Power Meter Enable : Controls whether power meter is running or not. 0: All Power meter counters/accumulators in PM are disabled and held at zero. 1: All power meter counters/accumulators in PM are enabled. Note that this bit does not affect intermediate accumulation/overflow logic elsewhere in the Gfx engine.	
Access:	R/W Lock					
Render Power Meter Enable : Controls whether power meter is running or not. 0: All Power meter counters/accumulators in PM are disabled and held at zero. 1: All power meter counters/accumulators in PM are enabled. Note that this bit does not affect intermediate accumulation/overflow logic elsewhere in the Gfx engine.						
	3	<b>Media Power Meter Counter Enable</b> <table border="1"> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">Media Power Meter Enable :</td></tr> </table>	Access:	R/W Lock	Media Power Meter Enable :	
Access:	R/W Lock					
Media Power Meter Enable :						

<b>PWRMTRLK - GT_CR_POWER_METER_CTRL</b>				
		<p>Controls whether power meter is running or not.</p> <p>0: All Power meter counters/accumulators in PM are disabled and held at zero.</p> <p>1: All power meter counters/accumulators in PM are enabled.</p> <p>Note that this bit does not affect intermediate accumulation/overflow logic elsewhere in the Gfx engine.</p>		
2:0	<b>Reserved</b>	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			

## GTFIFOCTL

GTFIFOCTL - GTFIFOCTL						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 120008h						
GT FIFO Control.						
DWord	Bit	Description				
0	31	<b>GT_IOSFSB_READ_POLICY</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>The SEC must first write this register bit before attempting Gunit register context reads.  This is identified usage model requiring IOSF SB reads. Note : For CHV, BSW, Punit has it's own IOSF SB P interface.  0 (Default) : Abort IOSF SB reads. Only Kf1, Kf1 status, Punit Gkey debug, and Punit timestamp debug related IOSF SB reads are allowed.  1 : Allow IOSF SB reads.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
<b>SPARE15</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved</p>	Default Value:	0000h	Access:	RO		
Default Value:	0000h					
Access:	RO					
<b>GT_FIFO_SB_POLICY</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GT_WakeFIFO IOSF SB Policy register  0 (default) : If WakeFIFO threshold hit and dedicated IOSF SB buffering is full, stall IOSF SB accesses targeting WakeFIFO.  1 : If WakeFIFO threshold is hit AND dedicated IOSF SB buffering is full : a. Drop IOSF SB write requests to WakeFIFO b. IOSF SB reads targeting WakeFIFO return 1s.  Evaluated for the request at the head of the IA_WakeFIFO.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b					
Access:	R/W					
<b>GT_FIFO_BLOB_POLICY</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b					
Access:	R/W					
<b>GT_FIFO_PRI_POLICY</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> </table>	Default Value:	0b				
Default Value:	0b					

## GTFIFOCTL - GTFIFOCTL

		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GT_WakeFIFO IOSF Primary Policy register.      0 (Default) : If WakeFIFO threshold hit, stall IOSF Primary accesses targeting WakeFIFO.      1 : If WakeFIFO threshold is hit :          a. Drop IOSF Primary writes to WakeFIFO          b. IOSF Primary reads targeting WakeFIFO return 1s.      Don't hang the system, but device 2 may hang.</p>	Access:	R/W		
Access:	R/W					
12	<b>Block all Policy</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BlockALL policy register applies to both HW FIFO and IA GT FIFO. This bit only applies when the GPM BlockALL indication is asserted.      GPM BlockALL indication can assert for : A) CPD and B) for a period of time during RC6 entry.      0 (default) : Allow register collapsing and stall request at the head if it is not collapse-able.      1 : Stall request at the head.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
11	<b>RC6_POLICY</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>RC6 policy register applies to both HW FIFO and IA GT FIFO. This bit only applies :      - when BlockALL is not asserted      - within RC6, and      - ONLY when AllowWake register (13_0090h[0]=1).      0 (default) : Allow register collapsing and drop request at the head if it is not collapsible.      1 : Stall request at the head if within RC6.      Note: All hardware initiated requests should be collapsible.      Note: Starting with Gen8 Gfx, the driver is required to ensure the targeted power well is alive before initiating an access outside shadow register space.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
10:9	<b>SPARE2</b>	<table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>spare bit</p>	Default Value:	00b	Access:	R/W
Default Value:	00b					
Access:	R/W					
8	<b>Reserved</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
7:0	<b>SPARE8</b>	<table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> </table>	Default Value:	00h		
Default Value:	00h					

**GTFIFOCTL - GTFIFOCTL**

		Access:	RO
		Reserved	

## GT Function Level Reset Control Message

FLRCTLMSG - GT Function Level Reset Control Message				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 08100h				
GT FLR Control Register				
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000</p>	Access:	RO
Access:	RO			
15:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
Access:	RO			
0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved R/W: FLR is not supported on CHV, BSW.</p>	Access:	RO	
Access:	RO			

## GT INTERRUPT 0 ENABLE REGISTER

GT_INTERRUPT0_IER - GT INTERRUPT 0 ENABLE REGISTER		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	4430Ch-4430Fh	
<p>This table indicates which events are mapped to each bit of the GT Interrupt 0 registers. Bits 15:0 are used for Render CS. Bits 31:16 are used for Blitter CS.</p> <p>The IER enabled Render Interrupt IIR (sticky) bits are ORed together to generate the Render Interrupts Pending bit in the Master Interrupt Control register.</p> <p>The IER enabled Blitter Interrupt IIR (sticky) bits are ORed together to generate the Blitter Interrupts Pending bit in the Master Interrupt Control register.</p>		
DWord	Bit	Description
0	31	<b>UNUSED0</b> Access: R/W
	30	<b>UNUSED1</b> Access: R/W
	29	<b>UNUSED2</b> Access: R/W
	28	<b>UNUSED3</b> Access: R/W
	27	<b>BCS_WAIT_ON_SEMAPHORE</b> Access: R/W BCS wait on semaphore
	26	<b>UNUSED4</b> Access: R/W
	25	<b>UNUSED5</b> Access: R/W
	24	<b>BCS_CTX_SWITCH_INTERRUPT</b> Access: R/W BCS context switch interrupt
	23	<b>UNUSED6</b> Access: R/W

## GT\_INTERRUPTO\_IER - GT INTERRUPT 0 ENABLE REGISTER

	<b>UNUSED7</b>	
22	Access:	R/W
21	<b>UNUSED8</b>	
	Access:	R/W
20	<b>BCS_MI_FLUSH_DWNOTIFY</b>	
	Access:	R/W
	BCS MI flush DW notify	
19	<b>BCS_ERROR_INTERRUPT</b>	
	Access:	R/W
	BCS error interrupt	
18	<b>UNUSED9</b>	
	Access:	R/W
17	<b>UNUSED10</b>	
	Access:	R/W
16	<b>BCS_MI_USER_INTERRUPT</b>	
	Access:	R/W
	BCS MI user interrupt	
15	<b>UNUSED11</b>	
	Access:	R/W
14	<b>UNUSED12</b>	
	Access:	R/W
13	<b>UNUSED13</b>	
	Access:	R/W
12	<b>UNUSED14</b>	
	Access:	R/W
11	<b>CS_WAIT_ON_SEMAPHORE</b>	
	Access:	R/W
	CS wait on semaphore	
10	<b>CS_L3_COUNTER_SAVE</b>	
	Access:	R/W
	CS L3 counter save	
9	<b>UNUSED15</b>	
	Access:	R/W

## GT\_INTERRUPTO\_IER - GT INTERRUPT 0 ENABLE REGISTER

	<b>8 CS_CTX_SWITCH_INTERRUPT</b>
	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W CS context switch interrupt
	<b>7 PAGE_FAULT_ERROR</b>
	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W this interrupt is for handling legacy page fault interface for all command streamer (BCS, VCS, RCS, VECS). when fault repair mode is enabled, interrupt mask register value is not looked at to generate interrupt due to page fault. please refer to 'page fault support' section for more details.
	<b>6 CS_WATCHDOG_COUNTER_EXPIRED</b>
	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W CS watchdog counter expired
	<b>5 L3PARITYERROR</b>
	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W L3 parity error
	<b>4 CS_PIPE_CONTROL_NOTIFY</b>
	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W CS pipe control notify
	<b>3 CS_ERROR_INTERRUPT</b>
	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W CS error interrupt
	<b>2 UNUSED17</b>
	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W
	<b>1 Reserved</b>
	<b>0 CS_MI_USER_INTERRUPT</b>
	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W CS context switch interrupt

## GT INTERRUPT 0 IDENTITY REGISTER

<b>GT_INTERRUPT0_IIR - GT INTERRUPT 0 IDENTITY REGISTER</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	44308h-4430Bh	
<p>This table indicates which events are mapped to each bit of the GT Interrupt 0 registers. Bits 15:0 are used for Render CS. Bits 31:16 are used for Blitter CS.</p> <p>The IER enabled Render Interrupt IIR (sticky) bits are ORed together to generate the Render Interrupts Pending bit in the Master Interrupt Control register.</p> <p>The IER enabled Blitter Interrupt IIR (sticky) bits are ORed together to generate the Blitter Interrupts Pending bit in the Master Interrupt Control register.</p>		
DWord	Bit	Description
0	31	<b>UNUSED0</b> Access: R/W One Clear
	30	<b>UNUSED1</b> Access: R/W One Clear
	29	<b>UNUSED2</b> Access: R/W One Clear
	28	<b>UNUSED3</b> Access: R/W One Clear
	27	<b>BCS_WAIT_ON_SEMAPHORE</b> Access: R/W One Clear BCS wait on semaphore
	26	<b>UNUSED4</b> Access: R/W One Clear
	25	<b>UNUSED5</b> Access: R/W One Clear
	24	<b>BCS_CTX_SWITCH_INTERRUPT</b> Access: R/W One Clear BCS context switch interrupt
	23	<b>UNUSED6</b> Access: R/W One Clear

## GT\_INTERRUPT0\_IIR - GT INTERRUPT 0 IDENTITY REGISTER

	<b>UNUSED7</b>	
22	Access:	R/W One Clear
21	<b>UNUSED8</b>	
	Access:	R/W One Clear
20	<b>BCS_MI_FLUSH_DWNOTIFY</b>	
	Access:	R/W One Clear
	BCS MI flush DW notify	
19	<b>BCS_ERROR_INTERRUPT</b>	
	Access:	R/W One Clear
	BCS error interrupt	
18	<b>UNUSED9</b>	
	Access:	R/W One Clear
17	<b>UNUSED10</b>	
	Access:	R/W One Clear
16	<b>BCS_MI_USER_INTERRUPT</b>	
	Access:	R/W One Clear
	BCS MI user interrupt	
15	<b>UNUSED11</b>	
	Access:	R/W One Clear
14	<b>UNUSED12</b>	
	Access:	R/W One Clear
13	<b>UNUSED13</b>	
	Access:	R/W One Clear
12	<b>UNUSED14</b>	
	Access:	R/W One Clear
11	<b>CS_WAIT_ON_SEMAPHORE</b>	
	Access:	R/W One Clear
	CS wait on semaphore	
10	<b>CS_L3_COUNTER_SAVE</b>	
	Access:	R/W One Clear
	CS L3 counter save	
9	<b>UNUSED15</b>	
	Access:	R/W One Clear

## GT\_INTERRUPT0\_IIR - GT INTERRUPT 0 IDENTITY REGISTER

	8	<b>CS_CTX_SWITCH_INTERRUPT</b>	
		Access:	R/W One Clear
		CS context switch interrupt	
	7	<b>PAGE_FAULT_ERROR</b>	
		Access:	R/W One Clear
		this interrupt is for handling legacy page fault interface for all command streamer (BCS, VCS, RCS, VECS). when fault repair mode is enabled, interrupt mask register value is not looked at to generate interrupt due to page fault. please refer to 'page fault support' section for more details.	
	6	<b>CS_WATCHDOG_COUNTER_EXPIRED</b>	
		Access:	R/W One Clear
		CS watchdog counter expired	
	5	<b>L3PARITYERROR</b>	
		Access:	R/W One Clear
		L3 parity error	
	4	<b>CS_PIPE_CONTROL_NOTIFY</b>	
		Access:	R/W One Clear
		CS pipe control notify	
	3	<b>CS_ERROR_INTERRUPT</b>	
		Access:	R/W One Clear
		CS error interrupt	
	2	<b>UNUSED17</b>	
		Access:	R/W One Clear
	1	<b>Reserved</b>	
	0	<b>CS_MI_USER_INTERRUPT</b>	
		Access:	R/W One Clear
		CS context switch interrupt	

## GT INTERRUPT 0 MASK REGISTER

GT_INTERRUPT0_IMR - GT INTERRUPT 0 MASK REGISTER					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x09190DF9 Size (in bits): 32					
Address: 44304h-44307h					
This table indicates which events are mapped to each bit of the GT Interrupt 0 registers. Bits 15:0 are used for Render CS. Bits 31:16 are used for Blitter CS. The IER enabled Render Interrupt IIR (sticky) bits are ORed together to generate the Render Interrupts Pending bit in the Master Interrupt Control register. The IER enabled Blitter Interrupt IIR (sticky) bits are ORed together to generate the Blitter Interrupts Pending bit in the Master Interrupt Control register.					
DWord	Bit	Description			
0	31	<b>UNUSED0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W				
30	<b>UNUSED1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
29	<b>UNUSED2</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
28	<b>UNUSED3</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
27	<b>BCS_WAIT_ON_SEMAPHORE</b> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>BCS wait on semaphore</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
26	<b>UNUSED4</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
25	<b>UNUSED5</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
24	<b>BCS_CTX_SWITCH_INTERRUPT</b> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>BCS context switch interrupt</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
23	<b>UNUSED6</b>				

## GT\_INTERRUPTO\_IMR - GT INTERRUPT 0 MASK REGISTER

	Access:	R/W
22	<b>UNUSED7</b>	
	Access:	R/W
21	<b>UNUSED8</b>	
	Access:	R/W
20	<b>BCS_MI_FLUSH_DWNNOTIFY</b>	
	Default Value:	1b
	Access:	R/W
	BCS MI flush DW notify	
19	<b>BCS_ERROR_INTERRUPT</b>	
	Default Value:	1b
	Access:	R/W
	BCS error interrupt	
18	<b>UNUSED9</b>	
	Access:	R/W
17	<b>UNUSED10</b>	
	Access:	R/W
16	<b>BCS_MI_USER_INTERRUPT</b>	
	Default Value:	1b
	Access:	R/W
	BCS MI user interrupt	
15	<b>UNUSED11</b>	
	Access:	R/W
14	<b>UNUSED12</b>	
	Access:	R/W
13	<b>UNUSED13</b>	
	Access:	R/W
12	<b>UNUSED14</b>	
	Access:	R/W
11	<b>CS_WAIT_ON_SEMAPHORE</b>	
	Default Value:	1b
	Access:	R/W
	CS wait on semaphore	

## GT\_INTERRUPTO\_IMR - GT INTERRUPT 0 MASK REGISTER

	<b>CS_L3_COUNTER_SAVE</b>				
10	<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>CS L3 counter save</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
9	<b>UNUSED15</b>				
8	<b>CS_CTX_SWITCH_INTERRUPT</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>CS context switch interrupt</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
7	<b>PAGE_FAULT_ERROR</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>this interrupt is for handling legacy page fault interface for all command streamer (BCS, VCS, RCS, VECS). when fault repair mode is enabled, interrupt mask register value is not looked at to generate interrupt due to page fault. please refer to 'page fault support' section for more details.</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
6	<b>CS_WATCHDOG_COUNTER_EXPIRED</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>CS watchdog counter expired</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
5	<b>L3PARITYERROR</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3 parity error</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
4	<b>CS_PIPE_CONTROL_NOTIFY</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>CS pipe control notify</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
3	<b>CS_ERROR_INTERRUPT</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>CS error interrupt</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				

## GT\_INTERRUPTO\_IMR - GT INTERRUPT 0 MASK REGISTER

	2	<b>UNUSED17</b>	
		Access:	R/W
	1	<b>Reserved</b>	
	0	<b>CS_MI_USER_INTERRUPT</b>	
		Default Value:	1b
		Access:	R/W
		CS context switch interrupt	

## GT INTERRUPT 0 STATUS REGISTER

GT_INTERRUPT0_ISR - GT INTERRUPT 0 STATUS REGISTER		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 44300h-44303h		
This table indicates which events are mapped to each bit of the GT Interrupt 0 registers. Bits 15:0 are used for Render CS. Bits 31:16 are used for Blitter CS. The IER enabled Render Interrupt IIR (sticky) bits are ORed together to generate the Render Interrupts Pending bit in the Master Interrupt Control register. The IER enabled Blitter Interrupt IIR (sticky) bits are ORed together to generate the Blitter Interrupts Pending bit in the Master Interrupt Control register.		
DWord	Bit	Description
0	31	<b>UNUSED0</b> Access: RO
	30	<b>UNUSED1</b> Access: RO
	29	<b>UNUSED2</b> Access: RO
	28	<b>UNUSED3</b> Access: RO
	27	<b>BCS_WAIT_ON_SEMAPHORE</b> Access: RO BCS wait on semaphore
	26	<b>UNUSED4</b> Access: RO
	25	<b>UNUSED5</b> Access: RO
	24	<b>BCS_CTX_SWITCH_INTERRUPT</b> Access: RO BCS context switch interrupt
	23	<b>UNUSED6</b> Access: RO

## GT\_INTERRUPTO\_ISR - GT INTERRUPT 0 STATUS REGISTER

	<b>UNUSED7</b>	
22	Access:	RO
21	<b>UNUSED8</b>	
	Access:	RO
20	<b>BCS_MI_FLUSH_DWNOTIFY</b>	
	Access:	RO
	BCS MI flush DW notify	
19	<b>BCS_ERROR_INTERRUPT</b>	
	Access:	RO
	BCS error interrupt	
18	<b>UNUSED9</b>	
	Access:	RO
17	<b>UNUSED10</b>	
	Access:	RO
16	<b>BCS_MI_USER_INTERRUPT</b>	
	Access:	RO
	BCS MI user interrupt	
15	<b>UNUSED11</b>	
	Access:	RO
14	<b>UNUSED12</b>	
	Access:	RO
13	<b>UNUSED13</b>	
	Access:	RO
12	<b>UNUSED14</b>	
	Access:	RO
11	<b>CS_WAIT_ON_SEMAPHORE</b>	
	Access:	RO
	CS wait on semaphore	
10	<b>CS_L3_COUNTER_SAVE</b>	
	Access:	RO
	CS L3 counter save	
9	<b>UNUSED15</b>	
	Access:	RO

## GT\_INTERRUPTO\_ISR - GT INTERRUPT 0 STATUS REGISTER

	<b>CS_CTX_SWITCH_INTERRUPT</b>	
8	Access:	RO
	CS context switch interrupt	
7	<b>PAGE_FAULT_ERROR</b>	
	Access:	RO
	this interrupt is for handling legacy page fault interface for all command streamer (BCS, VCS, RCS, VECS). when fault repair mode is enabled, interrupt mask register value is not looked at to generate interrupt due to page fault. please refer to 'page fault support' section for more details.	
6	<b>CS_WATCHDOG_COUNTER_EXPIRED</b>	
	Access:	RO
	CS watchdog counter expired	
5	<b>L3PARITYERROR</b>	
	Access:	RO
	L3 parity error	
4	<b>CS_PIPE_CONTROL_NOTIFY</b>	
	Access:	RO
	CS pipe control notify	
3	<b>CS_ERROR_INTERRUPT</b>	
	Access:	RO
	CS error interrupt	
2	<b>UNUSED17</b>	
	Access:	RO
1	<b>Reserved</b>	
0	<b>CS_MI_USER_INTERRUPT</b>	
	Access:	RO
	CS context switch interrupt	

## GT INTERRUPT1 ENABLE REGISTER

GT_INTERRUPT1_IER - GT INTERRUPT1 ENABLE REGISTER		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 4431Ch-4431Fh		
This table indicates which events are mapped to each bit of the GT Interrupt 0 registers. Bits 15:0 are used for VCS1. Bits 31:16 are used for VCS2. The IER enabled VCS1 Interrupt IIR (sticky) bits are ORed together to generate the VCS1 Interrupt Pending bit in the Master Interrupt Control register. The IER enabled VCS2 Interrupt IIR (sticky) bits are ORed together to generate the VCS2 Interrupt Pending bit in the Master Interrupt Control register.		
DWord	Bit	Description
0	31	<b>UNUSED0</b> Access: R/W
	30	<b>UNUSED1</b> Access: R/W
	29	<b>UNUSED2</b> Access: R/W
	28	<b>UNUSED3</b> Access: R/W
	27	<b>VCS2_WAIT_ON_SEMAPHORE</b> Access: R/W VCS2 wait on semaphore
	26	<b>UNUSED4</b> Access: R/W
	25	<b>Reserved</b>
	24	<b>VCS2_CTX_SWITCH_INTERRUPT</b> Access: R/W VCS2 context switch interrupt
	23	<b>UNUSED5</b> Access: R/W
	22	<b>VCS2_WATCHDOG_COUNTER_EXPIRED</b>

**GT\_INTERRUPT1\_IER - GT INTERRUPT1 ENABLE REGISTER**

		Access:	R/W	
		VCS2 watchdog counter expired		
21	<b>Reserved</b>			
20	<b>VCS2_MI_FLUSH_DWNOTIFY</b>	Access:	R/W	
	VCS2 MI flush DW notify			
19	<b>VCS2_ERROR_INTERRUPT</b>	Access:	R/W	
	VCS2 error interrupt			
18	<b>UNUSED6</b>	Access:	R/W	
17	<b>UNUSED7</b>	Access:	R/W	
16	<b>VCS2_MI_USER_INTERRUPT</b>	Access:	R/W	
	VCS2 MI user interrupt			
15	<b>UNUSED8</b>	Access:	R/W	
14	<b>UNUSED9</b>	Access:	R/W	
13	<b>UNUSED10</b>	Access:	R/W	
12	<b>UNUSED11</b>	Access:	R/W	
11	<b>VCS1_WAIT_ON_SEMAPHORE</b>	Access:	R/W	
	VCS1 wait on semaphore			
10	<b>UNUSED12</b>	Access:	R/W	
9	<b>Reserved</b>			
8	<b>VCS1_CTX_SWITCH_INTERRUPT</b>	Access:	R/W	
	VCS1 context switch interrupt			

## GT\_INTERRUPT1\_IER - GT INTERRUPT1 ENABLE REGISTER

7	<b>UNUSED13</b>	Access: R/W
6	<b>VCS1_WATCHDOG_COUNTER_EXPIRED</b> VCS1 watchdog counter expired	Access: R/W
5	<b>Reserved</b>	
4	<b>VCS1_MI_FLUSH_DWNOTIFY</b> VCS1 MI flush DW notify	Access: R/W
3	<b>VCS1_ERROR_INTERRUPT</b> VCS1 error interrupt	Access: R/W
2	<b>UNUSED14</b>	Access: R/W
1	<b>UNUSED15</b>	Access: R/W
0	<b>VCS1_MI_USER_INTERRUPT</b> VCS1 MI user interrupt	Access: R/W

## GT INTERRUPT1 IDENTITY REGISTER

GT_INTERRUPT1_IIR - GT INTERRUPT1 IDENTITY REGISTER		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 44318h-4431Bh		
This table indicates which events are mapped to each bit of the GT Interrupt 0 registers. Bits 15:0 are used for VCS1. Bits 31:16 are used for VCS2. The IER enabled VCS1 Interrupt IIR (sticky) bits are ORed together to generate the VCS1 Interrupt Pending bit in the Master Interrupt Control register. The IER enabled VCS2 Interrupt IIR (sticky) bits are ORed together to generate the VCS2 Interrupt Pending bit in the Master Interrupt Control register.		
DWord	Bit	Description
0	31	<b>UNUSED0</b> Access: R/W One Clear
	30	<b>UNUSED1</b> Access: R/W One Clear
	29	<b>UNUSED2</b> Access: R/W One Clear
	28	<b>UNUSED3</b> Access: R/W One Clear
	27	<b>VCS2_WAIT_ON_SEMAPHORE</b> Access: R/W One Clear VCS2 wait on semaphore
	26	<b>UNUSED4</b> Access: R/W One Clear
	25	<b>Reserved</b>
	24	<b>VCS2_CTX_SWITCH_INTERRUPT</b> Access: R/W One Clear VCS2 context switch interrupt
	23	<b>UNUSED5</b> Access: R/W One Clear
	22	<b>VCS2_WATCHDOG_COUNTER_EXPIRED</b>

## GT\_INTERRUPT1\_IIR - GT INTERRUPT1 IDENTITY REGISTER

		Access: R/W One Clear VCS2 watchdog counter expired
21	<b>Reserved</b>	
20	<b>VCS2_MI_FLUSH_DWNOTIFY</b>	Access: R/W One Clear VCS2 MI flush DW notify
19	<b>VCS2_ERROR_INTERRUPT</b>	Access: R/W One Clear VCS2 error interrupt
18	<b>UNUSED6</b>	Access: R/W One Clear
17	<b>UNUSED7</b>	Access: R/W One Clear
16	<b>VCS2_MI_USER_INTERRUPT</b>	Access: R/W One Clear VCS2 MI user interrupt
15	<b>UNUSED8</b>	Access: R/W One Clear
14	<b>UNUSED9</b>	Access: R/W One Clear
13	<b>UNUSED10</b>	Access: R/W One Clear
12	<b>UNUSED11</b>	Access: R/W One Clear
11	<b>VCS1_WAIT_ON_SEMAPHORE</b>	Access: R/W One Clear VCS1 wait on semaphore
10	<b>UNUSED12</b>	Access: R/W One Clear
9	<b>Reserved</b>	
8	<b>VCS1_CTX_SWITCH_INTERRUPT</b>	Access: R/W One Clear VCS1 context switch interrupt

## GT\_INTERRUPT1\_IIR - GT INTERRUPT1 IDENTITY REGISTER

7	<b>UNUSED13</b>	Access: R/W One Clear
6	<b>VCS1_WATCHDOG_COUNTER_EXPIRED</b>	Access: R/W One Clear VCS1 watchdog counter expired
5	<b>Reserved</b>	
4	<b>VCS1_MI_FLUSH_DWNOTIFY</b>	Access: R/W One Clear VCS1 MI flush DW notify
3	<b>VCS1_ERROR_INTERRUPT</b>	Access: R/W One Clear VCS1 error interrupt
2	<b>UNUSED14</b>	Access: R/W One Clear
1	<b>UNUSED15</b>	Access: R/W One Clear
0	<b>VCS1_MI_USER_INTERRUPT</b>	Access: R/W One Clear VCS1 MI user interrupt

## GT INTERRUPT1 MASK REGISTER

GT_INTERRUPT1_IMR - GT INTERRUPT1 MASK REGISTER		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x09590959 Size (in bits): 32		
Address: 44314h-44317h		
This table indicates which events are mapped to each bit of the GT Interrupt 0 registers. Bits 15:0 are used for VCS1. Bits 31:16 are used for VCS2. The IER enabled VCS1 Interrupt IIR (sticky) bits are ORed together to generate the VCS1 Interrupts Pending bit in the Master Interrupt Control register. The IER enabled VCS2 Interrupt IIR (sticky) bits are ORed together to generate the VCS2 Interrupt Pending bit in the Master Interrupt Control register.		
DWord	Bit	Description
0	31	<b>UNUSED0</b> Access: R/W
	30	<b>UNUSED1</b> Access: R/W
	29	<b>UNUSED2</b> Access: R/W
	28	<b>UNUSED3</b> Access: R/W
	27	<b>VCS2_WAIT_ON_SEMAPHORE</b> Default Value: 1b Access: R/W VCS2 wait on semaphore
	26	<b>UNUSED4</b> Access: R/W
	25	<b>Reserved</b>
	24	<b>VCS2_CTX_SWITCH_INTERRUPT</b> Default Value: 1b Access: R/W VCS2 context switch interrupt
	23	<b>UNUSED5</b> Access: R/W

## GT\_INTERRUPT1\_IMR - GT INTERRUPT1 MASK REGISTER

	22	<b>VCS2_WATCHDOG_COUNTER_EXPIRED</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VCS2 watchdog counter expired</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	21	<b>Reserved</b>				
	20	<b>VCS2_MI_FLUSH_DWNOTIFY</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VCS2 MI flush DW notify</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	19	<b>VCS2_ERROR_INTERRUPT</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VCS2 error interrupt</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	18	<b>UNUSED6</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W					
	17	<b>UNUSED7</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W					
	16	<b>VCS2_MI_USER_INTERRUPT</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VCS2 MI user interrupt</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	15	<b>UNUSED8</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W					
	14	<b>UNUSED9</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W					
	13	<b>UNUSED10</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W					
	12	<b>UNUSED11</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W					
	11	<b>VCS1_WAIT_ON_SEMAPHORE</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VCS1 wait on semaphore</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					

## GT\_INTERRUPT1\_IMR - GT INTERRUPT1 MASK REGISTER

	10	<b>UNUSED12</b>	
		Access:	R/W
	9	<b>Reserved</b>	
	8	<b>VCS1_CTX_SWITCH_INTERRUPT</b>	
		Default Value:	1b
		Access:	R/W
		VCS1 context switch interrupt	
	7	<b>UNUSED13</b>	
		Access:	R/W
	6	<b>VCS1_WATCHDOG_COUNTER_EXPIRED</b>	
		Default Value:	1b
		Access:	R/W
		VCS1 watchdog counter expired	
	5	<b>Reserved</b>	
	4	<b>VCS1_MI_FLUSH_DWNNOTIFY</b>	
		Default Value:	1b
		Access:	R/W
		VCS1 MI flush DW notify	
	3	<b>VCS1_ERROR_INTERRUPT</b>	
		Default Value:	1b
		Access:	R/W
		VCS1 error interrupt	
	2	<b>UNUSED14</b>	
		Access:	R/W
	1	<b>UNUSED15</b>	
		Access:	R/W
	0	<b>VCS1_MI_USER_INTERRUPT</b>	
		Default Value:	1b
		Access:	R/W
		VCS1 MI user interrupt	

## GT INTERRUPT1 STATUS REGISTER

GT_INTERRUPT1_ISR - GT INTERRUPT1 STATUS REGISTER		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 44310h-44313h		
This table indicates which events are mapped to each bit of the GT Interrupt 0 registers. Bits 15:0 are used for VCS1. Bits 31:16 are used for VCS2. The IER enabled VCS1 Interrupt IIR (sticky) bits are ORed together to generate the VCS1 Interrupt Pending bit in the Master Interrupt Control register. The IER enabled VCS2 Interrupt IIR (sticky) bits are ORed together to generate the VCS2 Interrupt Pending bit in the Master Interrupt Control register.		
DWord	Bit	Description
0	31	<b>UNUSED0</b> Access: RO
	30	<b>UNUSED1</b> Access: RO
	29	<b>UNUSED2</b> Access: RO
	28	<b>UNUSED3</b> Access: RO
	27	<b>VCS2_WAIT_ON_SEMAPHORE</b> Access: RO VCS2 wait on semaphore
	26	<b>UNUSED4</b> Access: RO
	25	<b>Reserved</b>
	24	<b>VCS2_CTX_SWITCH_INTERRUPT</b> Access: RO VCS2 context switch interrupt
	23	<b>UNUSED5</b> Access: RO
	22	<b>VCS2_WATCHDOG_COUNTER_EXPIRED</b>

## GT\_INTERRUPT1\_ISR - GT INTERRUPT1 STATUS REGISTER

		Access:	RO	
		VCS2 watchdog counter expired		
21	<b>Reserved</b>			
20	<b>VCS2_MI_FLUSH_DWNOTIFY</b>	Access:	RO	
	VCS2 MI flush DW notify			
19	<b>VCS2_ERROR_INTERRUPT</b>	Access:	RO	
	VCS2 error interrupt			
18	<b>UNUSED6</b>	Access:	RO	
17	<b>UNUSED7</b>	Access:	RO	
16	<b>VCS2_MI_USER_INTERRUPT</b>	Access:	RO	
	VCS2 MI user interrupt			
15	<b>UNUSED8</b>	Access:	RO	
14	<b>UNUSED9</b>	Access:	RO	
13	<b>UNUSED10</b>	Access:	RO	
12	<b>UNUSED11</b>	Access:	RO	
11	<b>VCS1_WAIT_ON_SEMAPHORE</b>	Access:	RO	
	VCS1 wait on semaphore			
10	<b>UNUSED12</b>	Access:	RO	
9	<b>Reserved</b>			
8	<b>VCS1_CTX_SWITCH_INTERRUPT</b>	Access:	RO	
	VCS1 context switch interrupt			

## GT\_INTERRUPT1\_ISR - GT INTERRUPT1 STATUS REGISTER

7	<b>UNUSED13</b>	Access: RO
6	<b>VCS1_WATCHDOG_COUNTER_EXPIRED</b> VCS1 watchdog counter expired	Access: RO
5	<b>Reserved</b>	
4	<b>VCS1_MI_FLUSH_DWNOTIFY</b> VCS1 MI flush DW notify	Access: RO
3	<b>VCS1_ERROR_INTERRUPT</b> VCS1 error interrupt	Access: RO
2	<b>UNUSED14</b>	Access: RO
1	<b>UNUSED15</b>	Access: RO
0	<b>VCS1_MI_USER_INTERRUPT</b> VCS1 MI user interrupt	Access: RO

## GT INTERRUPT3 ENABLE REGISTER

GT_INTERRUPT3_IER - GT INTERRUPT3 ENABLE REGISTER		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	4433Ch-4433Fh	
<p>This table indicates which events are mapped to each bit of the GT interrupt 3 register.</p> <p>Bits 15:0 are VEDBOX and Bit 27:16 are WDBOX AND 31:28 ARE OACS. the VEDBOX Interrupt IIR sticky bits are Ored together to generate VEDBOX interrupt pending bit in the master interrupt control register. WDBOX interrupt IIR and OACS interrupt IIR (sticky) bits are ORed together to generate the WDBOX interrupt pending bit in the master interrupt control register.</p>		
DWord	Bit	Description
0	31:29	<b>UNUSED0</b> Access: R/W
	28	<b>Reserved</b>
	27:17	<b>UNUSED1</b> Access: R/W
	16	<b>WDBOX_STAT_INT</b> Access: R/W WDBOX status interrupt
	15:12	<b>UNUSED2</b> Access: R/W
	11	<b>VECS_WAIT_SEMAPHORE</b> Access: R/W VECS wait on semaphore
	10:9	<b>UNUSED3</b> Access: R/W
	8	<b>VECS_CTX_SWITCH_INT</b> Access: R/W VECS context switch interrupt
	7:5	<b>UNUSED4</b> Access: R/W
	4	<b>VECS_MI_FLUSH_DWNNOTIFY</b>

**GT\_INTERRUPT3\_IER - GT INTERRUPT3 ENABLE REGISTER**

		Access: R/W VECS MI Flush DW Notify
	3	<b>VECS_ERR_INT</b> Access: R/W VECS error interrupt
	2:1	<b>UNUSED5</b> Access: R/W
	0	<b>VECS_MI_USER_INT</b> Access: R/W VECS MI user interrupt

## GT INTERRUPT3 IDENTITY REGISTER

GT_INTERRUPT3_IIR - GT INTERRUPT3 IDENTITY REGISTER		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	44338h-4433Bh	
<p>This table indicates which events are mapped to each bit of the GT interrupt 3 register.</p> <p>Bits 15:0 are VEDBOX and Bit 27:16 are WDBOX AND 31:28 ARE OACS. the VEDBOX Interrupt IIR sticky bits are Ored together to generate VEDBOX interrupt pending bit in the master interrupt control register. WDBOX interrupt IIR and OACS interrupt IIR (sticky) bits are ORed together to generate the WDBOX interrupt pending bit in the master interrupt control register.</p>		
DWord	Bit	Description
0	31:29	<b>UNUSED0</b> Access: R/W One Clear
	28	<b>Reserved</b>
	27:17	<b>UNUSED1</b> Access: R/W One Clear
	16	<b>WDBOX_STAT_INT</b> Access: R/W One Clear WDBOX status interrupt
	15:12	<b>UNUSED2</b> Access: R/W One Clear
	11	<b>VECS_WAIT_SEMAPHORE</b> Access: R/W One Clear VECS wait on semaphore
	10:9	<b>UNUSED3</b> Access: R/W One Clear
	8	<b>VECS_CTX_SWITCH_INT</b> Access: R/W One Clear VECS context switch interrupt
	7:5	<b>UNUSED4</b> Access: R/W One Clear
	4	<b>VECS_MI_FLUSH_DWNNOTIFY</b>

## GT\_INTERRUPT3\_IIR - GT INTERRUPT3 IDENTITY REGISTER

		Access: R/W One Clear VECS MI Flush DW Notify
	3	<b>VECS_ERR_INT</b> Access: R/W One Clear VECS error interrupt
	2:1	<b>UNUSED5</b> Access: R/W One Clear
	0	<b>VECS_MI_USER_INT</b> Access: R/W One Clear VECS MI user interrupt

## GT INTERRUPT3 MASK REGISTER

GT_INTERRUPT3_IMR - GT INTERRUPT3 MASK REGISTER					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	PRM				
Default Value:	0x00010919				
Size (in bits):	32				
Address:	44334h-44337h				
<p>This table indicates which events are mapped to each bit of the GT interrupt 3 register.</p> <p>Bits 15:0 are VEDBOX and Bit 27:16 are WDBOX AND 31:28 ARE OACS. the VEDBOX Interrupt IIR sticky bits are Ored together to generate VEDBOX interrupt pending bit in the master interrupt control register. WDBOX interrupt IIR and OACS interrupt IIR (sticky) bits are ORed together to generate the WDBOX interrupt pending bit in the master interrupt control register.</p>					
DWord	Bit	Description			
0	31:29	<p><b>UNUSED0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W				
28	<b>Reserved</b>				
27:17	<p><b>UNUSED1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
16	<p><b>WDBOX_STAT_INT</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WDBOX status interrupt</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
15:12	<p><b>UNUSED2</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
11	<p><b>VECS_WAIT_SEMAPHORE</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VECS wait on semaphore</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
10:9	<p><b>UNUSED3</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
8	<p><b>VECS_CTX_SWITCH_INT</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VECS context switch interrupt</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				

## GT\_INTERRUPT3\_IMR - GT INTERRUPT3 MASK REGISTER

	7:5	<b>UNUSED4</b>
		Access: R/W
	4	<b>VECS_MI_FLUSH_DWNOTIFY</b>
		Default Value: 1b
		Access: R/W
		VECS MI Flush DW Notify
	3	<b>VECS_ERR_INT</b>
		Default Value: 1b
		Access: R/W
		VECS error interrupt
	2:1	<b>UNUSED5</b>
		Access: R/W
	0	<b>VECS_MI_USER_INT</b>
		Default Value: 1b
		Access: R/W
		VECS MI user interrupt

## GT INTERRUPT3 STATUS REGISTER

GT_INTERRUPT3_ISR - GT INTERRUPT3 STATUS REGISTER				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	44330h-44333h			
This table indicates which events are mapped to each bit of the GT interrupt 3 register. Bits 15:0 are VEDBOX and Bit 27:16 are WDBOX AND 31:28 ARE OACS. the VEDBOX Interrupt IIR sticky bits are Ored together to generate VEDBOX interrupt pending bit in the master interrupt control register. WDBOX interrupt IIR and OACS interrupt IIR (sticky) bits are ORed together to generate the WDBOX interrupt pending bit in the master interrupt control register.				
DWord	Bit	Description		
0	31:29	<b>UNUSED0</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
28	<b>Reserved</b>			
27:17	<b>UNUSED1</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
16	<b>WDBOX_STAT_INT</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>WDBOX status interrupt</p>	Access:	RO	
Access:	RO			
15:12	<b>UNUSED2</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
11	<b>VECS_WAIT_SEMAPHORE</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>VECS wait on semaphore</p>	Access:	RO	
Access:	RO			
10:9	<b>UNUSED3</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
8	<b>VECS_CTX_SWITCH_INT</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>VECS context switch interrupt</p>	Access:	RO	
Access:	RO			
7:5	<b>UNUSED4</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
4	<b>VECS_MI_FLUSH_DWNNOTIFY</b>			

**GT\_INTERRUPT3\_ISR - GT INTERRUPT3 STATUS REGISTER**

		Access: RO VECS MI Flush DW Notify
	3	<b>VECS_ERR_INT</b> Access: RO VECS error interrupt
	2:1	<b>UNUSED5</b> Access: RO
	0	<b>VECS_MI_USER_INT</b> Access: RO VECS MI user interrupt

## GTLC\_PW\_STAT

GTLC_PW_STAT - GTLC_PW_STAT		
DWord	Bit	Description
0	31:8	<b>RESERVED</b>
		Default Value: 000000h
		Access: RO
		Reserved
	7	<b>Reserved</b>
	6	<b>Reserved</b>
		Default Value: 0b
		Access: RO
	5	<b>Reserved</b>
	4	<b>Reserved</b>
		Default Value: 0b
		Access: RO
	3:2	<b>Reserved</b>
		Default Value: 00b
		Access: RO
	1	<b>ALLOWWAKEERR</b>
	1	Default Value: 0b
		Access: R/W One Clear
	HW set, SW cleared. When access to media or render is observed when ALLOWWAKE=0, the ALLOWWAKERR bit will be set. It will be up to SW or a power cycle to clear the ALLOWWAKEERR bit.	
	0	<b>ALLOWWAKEACK</b>
	Default Value: 0b	

**GTLC\_PW\_STAT - GTLC\_PW\_STAT**

		Access:	RO
Indicates that the allow wake request has been completed.			

## GTLC\_SURVIVE

GTLC_SURVIVE - GTLC_SURVIVE		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 130098h		
This register contains configuration bits for modes that the PM unit should operate in.		
DWord	Bit	Description
0	31:12	<b>RESERVED</b>
		Default Value: 00000h
		Access: RO
	Reserved	
	11	<b>gvd_pmu_bonus1</b>
		Default Value: 0b
		Access: R/W
	gvd_pmu_bonus1_zczfwoh	
	10	<b>gvd_pmu_bonus0</b>
		Default Value: 0b
		Access: R/W
	gvd_pmu_bonus0_zczfwoh	
	9	<b>pmu_gvd_bonus1</b>
		Default Value: 0b
		Access: RO
	pmu_gvd_bonus1_zczfwoh	
	8	<b>pmu_gvd_bonus0</b>
		Default Value: 0b
		Access: RO
	pmu_gvd_bonus0_zczfwoh	
	7:4	<b>RESERVED</b>
		Default Value: 0h
		Access: RO
	Reserved	

<b>GTLC_SURVIVE - GTLC_SURVIVE</b>										
	3	<b>GFXCLKSTATUS</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This bit is used as a way to confirm that the GFX clocks have been turned on with bit 2. SW would normally write a one to bit2 and then poll on this bit until.</p>	Default Value:	0b	Access:	RO				
Default Value:	0b									
Access:	RO									
	2	<b>GFXCLKFORCEON</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>When this bit is set to a '1, the gvd_pmu_gfxclockstartreq_zczfwoh signal to the Punit will be forced to a one.</p>	Default Value:	0b	Access:	R/W				
Default Value:	0b									
Access:	R/W									
	1	<b>SPAREBIT</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <table border="1"> <thead> <tr> <th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>Spare bit for CHV, BSW.</td><td>CHV, BSW</td></tr> </tbody> </table>	Default Value:	0b	Access:	R/W	Description	Project	Spare bit for CHV, BSW.	CHV, BSW
Default Value:	0b									
Access:	R/W									
Description	Project									
Spare bit for CHV, BSW.	CHV, BSW									
	0	<b>GangMediaRender</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>0 : The media and render power wells are brought down and up independently.    1 : PM unit will treat both wells as a unit, taking well down together and up together.</p>	Default Value:	0b	Access:	R/W				
Default Value:	0b									
Access:	R/W									

## GTLC\_WAKE

GTLC_WAKE - GTLC_WAKE								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32								
Address: 130090h								
GT Wake Control. This register is used as a way for the Punit to control the GTLC Render and Media Power wells. Writing bit 0 during normal operation may result in a hang.								
DWord	Bit	Description						
0	31:26	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved</td><td></td></tr> </table>	Default Value:	00h	Access:	RO	Reserved	
Default Value:	00h							
Access:	RO							
Reserved								
<b>RenderContextExists</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>The usage is for support of s0ix, where Punit/Driver would restore the value in this bit no later than the time a '1 is written to ALLOWWAKEREQ (bit 0 of this register) during s0ix exit.            SW should not write '1 to this bit during a cold boot exit or warm reset exit. CZ reset is the only thing that can clear this bit.            This bit is set by HW after the first Render context save after cold boot or warm reset.            SW can only write a one to this bit. If SW tries to write a zero, the previous value will be maintained.</p>	Default Value:	0b	Access:	RO				
Default Value:	0b							
Access:	RO							
<b>MediaContextExists</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>The usage is for support of s0ix, where Punit/Driver would restore the value in this bit no later than the time a '1 is written to ALLOWWAKEREQ (bit 0 of this register) during s0ix exit.            SW should not write '1 to this bit during a cold boot exit or warm reset exit. CZ reset is the only thing that can clear this bit.            This bit is set by HW after the first Media context save after cold boot or warm reset.            SW can only write a one to this bit. If SW tries to write a zero, the previous value will be maintained.</p>	Default Value:	0b	Access:	RO				
Default Value:	0b							
Access:	RO							
23:8	<b>Common No-wake Hysteresis timer for gfxstartclkreq</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> </table>	Default Value:	0000h					
Default Value:	0000h							

<b>GTLC_WAKE - GTLC_WAKE</b>			
		Access:	R/W
New for CHV, BSW. Hysteresis timer would be used to deassert gfxclockstartreq in case of both wells being in standby and common no-wake request occurs. Counter will be incremented on 60ns interval.			
	7:1	<b>RESERVED</b>	
		Default Value:	00h
		Access:	RO
		Reserved	
	0	<b>ALLOWWAKEREQ</b>	
		Default Value:	0b
		Access:	R/W
This bit is used as a way for the driver to make sure GTLC Render AND MEDIA engines do not wake while powered down. The usage is specifically with s0ix, where the driver wants to access the message channel common well (GSclk domain) and does not want the render/media wells to wake up. To remove ambiguity, this bit should be set to '1 and the ALLOWWAKEACK should be observed to the '1 before the FWAKEMEDIAREQ/FWAKERENDERREQ are set. Care must be taken to ONLY use this register prior to Gunit being powered down for S0ix or after registers have been initialized.			

## GT Mode Register

GT_MODE - GT Mode Register			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 CHV, BSW Access: R/W Size (in bits): 32 Trusted Type: 1			
Address: 07008h Valid Projects: CHV, BSW			
This Register is used to control the 6EU and 12EU configuration for GT. Writing 0x01FF01FF to this register enables the 6EU mode.			
DWord	Bit	Description	
0	31:16	<b>Mask</b>	
		Access:	WO
		Format:	Mask[15:0]
	Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)		
	15	<b>EU Local Thread Checking Enable</b>	
		Project:	CHV, BSW
		Access:	r/w
	This field configures the EU local thread checking. If enable the stateless access will be checked against the local thread's scratch space size and start address.		
	14:13	<b>SFR mode</b>	
		Project:	CHV, BSW
		Access:	r/w
		Format:	U2
	This field must be zero when not in GT4(SFR) configuration i.e GTB_rendermode fuse set to SFR.		
12	<b>Reserved</b>		
	Project:	CHV, BSW	
	Access:	r/w	
	Format:	PBC	
11	<b>16X16 Cross Slice Hash Disable for SF</b>		

## GT\_MODE - GT Mode Register

Project:	CHV, BSW
Access:	r/w
Format:	U1

### Description

This field allows to control pixel block hashing across slices.

Supports 16X16 pixel block hashing in the checker-board pattern irrespective of MSAA. Setting this bit disables hashing and therefore HW will send all the Pixels to both the slices.

Value	Name	Description
0h	Enable [Default]	16X16 Checkerboard hashing enabled across slices
1h	Disable	16X16 Checkerboard hashing disabled across slices

### Programming Notes

Normal mode of operation in GT3 mode will be to use either 16x16 Hashing or 32x32 Hashing.

### 10 16X16 Cross Slice Hash Disable

Project:	CHV, BSW
Access:	r/w
Format:	U1

This field allows to control pixel block hashing across slices.

Value	Name	Description
0h	Enable [Default]	16X16 Checkerboard hashing enabled across slices
1h	Disable	16X16 Checkerboard hashing disabled across slices

### 9 WIZ Hashing Mode High Bit

Project:	CHV, BSW
Access:	r/w
Format:	U1

This field adds additional hashing modes in combination with the WIZ Hashing Mode field. The Value column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (low bit). This field is don't care if the Hashing Disable bit is set.

Value	Name	Description
0h	[Default]	8x8 Checkerboard hashing
1h		8x4 Checkerboard hashing
2h		16x4 Checkerboard hashing
3h		Reserved

### Programming Notes

8x4 hashing preferred for when msaa enabled

## GT\_MODE - GT Mode Register

	8	<b>Reserved</b>	
		Project:	CHV, BSW
		Access:	r/w
		Format:	PBC
	7	<b>WIZ Hashing Mode</b>	
		Project:	CHV, BSW
		Access:	r/w
		Format:	U1
		<b>Description</b>	<b>Project</b>
		This field configures the Hashing mode in Windower. This field is don't care if the Hashing Disable bit is set.	
		The WIZ Hashing Mode High Bit field is combined with this field to enable additional modes.	CHV, BSW
	6:3	<b>Reserved</b>	
		Access:	r/w
		Format:	PBC
	2	<b>Reserved</b>	
		Access:	r/w
		Format:	PBC
	1:0	<b>Reserved</b>	
		Access:	r/w
		Format:	PBC

## GTSCRATCH1

GTSCRATCH1 - GTSCRATCH1						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F100h						
These (8 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>GT_Scratchpad</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCH2

GTSCRATCH2 - GTSCRATCH2						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F104h						
These (8 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<p><b>GT_Scratchpad</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCH3

GTSCRATCH3 - GTSCRATCH3						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F108h						
These (8 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>GT_Scratchpad</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCH4

GTSCRATCH4 - GTSCRATCH4						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F10Ch						
These (8 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<p><b>GT_Scratchpad</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCH5

GTSCRATCH5 - GTSCRATCH5						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F110h						
These (8 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>GT_Scratchpad</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCH6

GTSCRATCH6 - GTSCRATCH6						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F114h						
These (8 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<p><b>GT_Scratchpad</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCH7

GTSCRATCH7 - GTSCRATCH7						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F118h						
These (8 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>GT_Scratchpad</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCH8

GTSCRATCH8 - GTSCRATCH8						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F11Ch						
These (8 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<p><b>GT_Scratchpad</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCHPAD0

GTSCRATCHPAD0 - GTSCRATCHPAD0						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 130040h						
GT scratchpad registers. Scratchpad register can be R/W by both driver and GT. One usage is that GT updates those registers before going to RC6 and reads them on RC6 exit. Write-able and read-able from GT. Reads do NOT rely on the register dispatch path, as dependencies could result. Read-able and write-able from IA. New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<b>GT_Scratch0</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> GT scratchpad register.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCHPAD1

<b>GTSCRATCHPAD1 - GTSCRATCHPAD1</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	130044h					
<p>GT scratchpad registers.  Scratchpad register can be R/W by both driver and GT.  One usage is that GT updates those registers before going to RC6 and reads them on RC6 exit.  Write-able and read-able from GT.  Reads do NOT rely on the register dispatch path, as dependencies could result.  Read-able and write-able from IA.  New for CHV, BSW.</p>						
DWord	Bit	Description				
0	31:0	<p><b>GT_Scratch1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GT scratchpad register.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCHPAD2

GTSCRATCHPAD2 - GTSCRATCHPAD2						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 130048h						
GT scratchpad registers. Scratchpad register can be R/W by both driver and GT. One usage is that GT updates those registers before going to RC6 and reads them on RC6 exit. Write-able and read-able from GT. Reads do NOT rely on the register dispatch path, as dependencies could result. Read-able and write-able from IA. New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<b>GT_Scratch2</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> GT scratchpad register.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCHPAD3

<b>GTSCRATCHPAD3 - GTSCRATCHPAD3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	13004Ch					
<p>GT scratchpad registers.  Scratchpad register can be R/W by both driver and GT.  One usage is that GT updates those registers before going to RC6 and reads them on RC6 exit.  Write-able and read-able from GT.  Reads do NOT rely on the register dispatch path, as dependencies could result.  Read-able and write-able from IA.  New for CHV, BSW.</p>						
DWord	Bit	Description				
0	31:0	<p><b>GT_Scratch3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GT scratchpad register.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCHPAD4

GTSCRATCHPAD4 - GTSCRATCHPAD4						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 130050h						
GT scratchpad registers. Scratchpad register can be R/W by both driver and GT. One usage is that GT updates those registers before going to RC6 and reads them on RC6 exit. Write-able and read-able from GT. Reads do NOT rely on the register dispatch path, as dependencies could result. Read-able and write-able from IA. New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<b>GT_Scratch4</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> GT scratchpad register.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCHPAD5

<b>GTSCRATCHPAD5 - GTSCRATCHPAD5</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	130054h					
<p>GT scratchpad registers.  Scratchpad register can be R/W by both driver and GT.  One usage is that GT updates those registers before going to RC6 and reads them on RC6 exit.  Write-able and read-able from GT.  Reads do NOT rely on the register dispatch path, as dependencies could result.  Read-able and write-able from IA.  New for CHV, BSW.</p>						
DWord	Bit	Description				
0	31:0	<p><b>GT_Scratch5</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GT scratchpad register.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCHPAD6

GTSCRATCHPAD6 - GTSCRATCHPAD6						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 130058h						
GT scratchpad registers. Scratchpad register can be R/W by both driver and GT. One usage is that GT updates those registers before going to RC6 and reads them on RC6 exit. Write-able and read-able from GT. Reads do NOT rely on the register dispatch path, as dependencies could result. Read-able and write-able from IA. New for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<b>GT_Scratch6</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> GT scratchpad register.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTSCRATCHPAD7

<b>GTSCRATCHPAD7 - GTSCRATCHPAD7</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	13005Ch					
<p>GT scratchpad registers.  Scratchpad register can be R/W by both driver and GT.  One usage is that GT updates those registers before going to RC6 and reads them on RC6 exit.  Write-able and read-able from GT.  Reads do NOT rely on the register dispatch path, as dependencies could result.  Read-able and write-able from IA.  New for CHV, BSW.</p>						
DWord	Bit	Description				
0	31:0	<p><b>GT_Scratch7</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GT scratchpad register.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## GTT Cache Enable

GTT_CACHE_EN - GTT Cache Enable																																																				
DWord	Bit	Description																																																		
0	31:0	<p><b>GTT Cache Enable for CS</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Enable GTT Caching for all the client(s) below:</td></tr> <tr> <td colspan="2">31: BLIT Engine (overrides individual enables of the units)</td></tr> <tr> <td colspan="2">30: VEBX Engine (overrides individual enables of the units)</td></tr> <tr> <td colspan="2">29: MFX Engine (overrides individual enables of the units)</td></tr> <tr> <td colspan="2">28: GFX Engine (overrides individual enables of the units)</td></tr> <tr> <td colspan="2">27-15: Reserved</td></tr> <tr> <td colspan="2">14: VMCunit</td></tr> <tr> <td colspan="2">13: VLUnit</td></tr> <tr> <td colspan="2">12: BLBunit</td></tr> <tr> <td colspan="2">11: VFWunit</td></tr> <tr> <td colspan="2">10: VEOunit</td></tr> <tr> <td colspan="2">9: HIZunit</td></tr> <tr> <td colspan="2">8: RCZunit</td></tr> <tr> <td colspan="2">7: RCCunit</td></tr> <tr> <td colspan="2">6: ISCunit</td></tr> <tr> <td colspan="2">5: DCunit</td></tr> <tr> <td colspan="2">4: MTunit</td></tr> <tr> <td colspan="2">3: SOLunit</td></tr> <tr> <td colspan="2">2: VFunit</td></tr> <tr> <td colspan="2">1: RSunit</td></tr> <tr> <td colspan="2">0: CSunit</td></tr> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> <tr> <td>00000000h</td><td>[Default]</td><td>CHV, BSW</td></tr> </table>	Access:	R/W	Enable GTT Caching for all the client(s) below:		31: BLIT Engine (overrides individual enables of the units)		30: VEBX Engine (overrides individual enables of the units)		29: MFX Engine (overrides individual enables of the units)		28: GFX Engine (overrides individual enables of the units)		27-15: Reserved		14: VMCunit		13: VLUnit		12: BLBunit		11: VFWunit		10: VEOunit		9: HIZunit		8: RCZunit		7: RCCunit		6: ISCunit		5: DCunit		4: MTunit		3: SOLunit		2: VFunit		1: RSunit		0: CSunit		Value	Name	Project	00000000h	[Default]	CHV, BSW
Access:	R/W																																																			
Enable GTT Caching for all the client(s) below:																																																				
31: BLIT Engine (overrides individual enables of the units)																																																				
30: VEBX Engine (overrides individual enables of the units)																																																				
29: MFX Engine (overrides individual enables of the units)																																																				
28: GFX Engine (overrides individual enables of the units)																																																				
27-15: Reserved																																																				
14: VMCunit																																																				
13: VLUnit																																																				
12: BLBunit																																																				
11: VFWunit																																																				
10: VEOunit																																																				
9: HIZunit																																																				
8: RCZunit																																																				
7: RCCunit																																																				
6: ISCunit																																																				
5: DCunit																																																				
4: MTunit																																																				
3: SOLunit																																																				
2: VFunit																																																				
1: RSunit																																																				
0: CSunit																																																				
Value	Name	Project																																																		
00000000h	[Default]	CHV, BSW																																																		
Enable GTT Cache for respective client(s), A0: Must program/observed this to all 0 due to Big Pages Bug 1898112																																																				

## GTTMMADR LSB

GTTMMADR LSB - GTTMMADR LSB						
DWord	Bit	Description				
0	31:24	<p><b>MBA_LSB</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory Base Address (MBA): Set by the OS, these bits correspond to address signals [35:24].16MB combined for MMIO and Global GTT table aperture (2MB for MMIO, 6MB reserved and 8 MB for GTT).</p>	Default Value:	00h	Access:	R/W
Default Value:	00h					
Access:	R/W					
	23:4	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>RSVD:Hardwired to 0 to indicate at least 4MB address range.</p>	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
	3	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Prefetchable Memory (PREFMEM): Hardwired to 0to prevent prefetching.</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	2:1	<p><b>MEMTYP</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Memory Type (MEMTYP):</p>	Default Value:	10b	Access:	RO
Default Value:	10b					
Access:	RO					

**GTTMMADR\_LSB - GTTMMADR\_LSB**

		00: To indicate 32 bit base address 01: Reserved 10: To indicate 64 bit base address 11: Reserved
	0	<b>Reserved</b>

## GTTMMADR\_MSB

GTTMMADR_MSB - GTTMMADR_MSB												
DWord	Bit	Description										
0	31:4	<p><b>MBA_MSB28</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>This field must be set to 0 since addressing above 64GB is not supported.</td> <td></td> </tr> <tr> <td>Made them spare RW bits.</td> <td>CHV, BSW</td> </tr> </tbody> </table>	Default Value:	0000000h	Access:	R/W	Description	Project	This field must be set to 0 since addressing above 64GB is not supported.		Made them spare RW bits.	CHV, BSW
Default Value:	0000000h											
Access:	R/W											
Description	Project											
This field must be set to 0 since addressing above 64GB is not supported.												
Made them spare RW bits.	CHV, BSW											
	3:0	<p><b>MBA_MSB</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory Base Address (MBA): Set by the OS, these bits correspond to address signals [35:24].16MB combined for MMIO and Global GTT table aperture (2MB for MMIO, 6MB reserved and 8 MB for GTT).</p>	Default Value:	0h	Access:	R/W						
Default Value:	0h											
Access:	R/W											

## GU\_CTL0

GU_CTL0 - GU_CTL0										
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000070 Size (in bits): 32										
Address: 182030h										
Gunit Configuration bits.										
DWord	Bit	Description								
0	31	<b>GT_IOSFSB_P_READ_POLICY</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">During an SOIx flow, the Punit must read Gunit registers. 0 (Default) : Allow IOSF SB P reads. Note : Punit knows when appropriate times are to issue IOSF SB P reads. 1 : Abort IOSF SB P reads.</td></tr> <tr> <td colspan="2" rowspan="2">Note : This default is the opposite of the IOSF SB polarity bit 12_0008h[31]. Note : For CHV, BSW, this policy register will applies to new PM endpoint (which includes the new PM endpoint).</td></tr> </table>	Default Value:	0b	Access:	R/W	During an SOIx flow, the Punit must read Gunit registers. 0 (Default) : Allow IOSF SB P reads. Note : Punit knows when appropriate times are to issue IOSF SB P reads. 1 : Abort IOSF SB P reads.		Note : This default is the opposite of the IOSF SB polarity bit 12_0008h[31]. Note : For CHV, BSW, this policy register will applies to new PM endpoint (which includes the new PM endpoint).	
Default Value:	0b									
Access:	R/W									
During an SOIx flow, the Punit must read Gunit registers. 0 (Default) : Allow IOSF SB P reads. Note : Punit knows when appropriate times are to issue IOSF SB P reads. 1 : Abort IOSF SB P reads.										
Note : This default is the opposite of the IOSF SB polarity bit 12_0008h[31]. Note : For CHV, BSW, this policy register will applies to new PM endpoint (which includes the new PM endpoint).										
		<b>SPARE15</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Spare register bits for future use</td></tr> </table>	Default Value:	0000h	Access:	R/W	Spare register bits for future use			
Default Value:	0000h									
Access:	R/W									
Spare register bits for future use										
15	<b>SB_Doorbellprevention</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2" rowspan="2">0 (default) : IOSF P to IOSF SB doorbell registers can be accessed by IOSF SB and IOSF SBp. Note : This should never occur during normal operation. 1 : IOSF SB and IOSF SBp accesses targeting the IOSF P to IOSF SB doorbell registers are aborted.</td></tr> </table>	Default Value:	0b	Access:	R/W	0 (default) : IOSF P to IOSF SB doorbell registers can be accessed by IOSF SB and IOSF SBp. Note : This should never occur during normal operation. 1 : IOSF SB and IOSF SBp accesses targeting the IOSF P to IOSF SB doorbell registers are aborted.				
Default Value:	0b									
Access:	R/W									
0 (default) : IOSF P to IOSF SB doorbell registers can be accessed by IOSF SB and IOSF SBp. Note : This should never occur during normal operation. 1 : IOSF SB and IOSF SBp accesses targeting the IOSF P to IOSF SB doorbell registers are aborted.										
		<b>SPARE1</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2" rowspan="2">Spare register bits for future use</td></tr> </table>	Default Value:	0b	Access:	R/W	Spare register bits for future use			
Default Value:	0b									
Access:	R/W									
Spare register bits for future use										
		<b>Reserved</b>								

## **GU\_CTL0 - GU\_CTL0**

12	<b>CMDperCLK_ECO</b>	
	Default Value:	0b
	Access:	R/W
0(default): GSA command per clock supported. 1: A GAM write followed by a read command cannot dispatch in consecutive clocked.		
11	<b>Clrlfsr</b>	
	Default Value:	0b
	Access:	R/W
Resets the DFX LFSR's in GIOSFP (gcfg_giosfp_clrlfsr)Write 1, the DFX LFSR's in GIODFP are reset to their initial state. The bit must be written back to 0 before the reset can occur again.		
10:9	<b>SPARE2</b>	
	Default Value:	00b
	Access:	R/W
Spare bits for future use		
8	<b>RESERVED</b>	
	Default Value:	0b
	Access:	RO
Reserved		
7	<b>IOSFP_DCR_Policy</b>	
	Default Value:	0b
	Access:	R/W
IOSF Primary Data Credit Policy. 0 (default) : IOSF Primary data credits reflect data buffer depth. 1: IOSF Primary infinite data credits for both posted and non-posted data is advertised. Credit accounting (and flow control) will rely on cmd credits only.		
6:4	<b>IOSFP_PCRD</b>	
	Default Value:	111b
	Access:	R/W
IOSF Primary Credit AdvertisementNumber of posted command (and data credits/4) will advertize.		
3	<b>SPARE3</b>	
	Default Value:	0b
	Access:	R/W
Spare bits for future use		

GU_CTL0 - GU_CTL0			
	2	<b>Reserved</b>	
	1	<b>Reserved</b>	
	0	<b>PFI_Snoop_Override</b>	
		Default Value:	0b
		Access:	R/W
		0 : Observe GAM snoop/non-snoop indications.	
		1 : Force all GAM requests to snoop.	

## Hardware Status Mask Register

<b>HWSTAM - Hardware Status Mask Register</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	RenderCS					
Default Value:	0xFFFFFFFF					
Access:	R/W, RO					
Size (in bits):	32					
Trusted Type:	1					
Address:	02098h					
Address:	12098h-1209Bh					
Name:	Hardware Status Mask Register					
ShortName:	HWSTAM_VCSUNIT0					
Address:	1A098h-1A09Bh					
Name:	Hardware Status Mask Register					
ShortName:	HWSTAM_VECSUNIT					
Address:	1C098h-1C09Bh					
Name:	Hardware Status Mask Register					
ShortName:	HWSTAM_VCSUNIT1					
Address:	22098h-2209Bh					
Name:	Hardware Status Mask Register					
ShortName:	HWSTAM_BCSUNIT					
The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are mask bits that prevent the corresponding bits in the Interrupt Status Register from generating a Hardware Status Write (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.						
<b>Programming Notes</b>						
<ul style="list-style-type: none"> <li>To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).</li> <li>At most 1 bit can be unmasked at any given time.</li> </ul>						
DWord	Bit	Description				
0	31:0	<p><b>Hardware Status Mask Register Value</b></p> <table border="1"> <tr> <td>Default Value:</td><td>FFFFFFFFh</td></tr> <tr> <td>Format:</td><td>Array of Masks</td></tr> </table> <p>Refer to the Interrupt Control Register section for bit definitions. Reserved bits are RO.</p>	Default Value:	FFFFFFFFh	Format:	Array of Masks
Default Value:	FFFFFFFFh					
Format:	Array of Masks					



## Hardware Status Page Address Register

HWS_PGA - Hardware Status Page Address Register				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Trusted Type:	1			
Address:	02080h-02083h			
Name:	Hardware Status Page Address Register			
ShortName:	HWS_PGA_RCSUNIT			
Address:	12080h-12083h			
Name:	Hardware Status Page Address Register			
ShortName:	HWS_PGA_VCSUNIT0			
Address:	1A080h-1A083h			
Name:	Hardware Status Page Address Register			
ShortName:	HWS_PGA_VECSUNIT			
Address:	1C080h-1C083h			
Name:	Hardware Status Page Address Register			
ShortName:	HWS_PGA_VCSUNIT1			
Address:	22080h-22083h			
Name:	Hardware Status Page Address Register			
ShortName:	HWS_PGA_BCSUNIT			
Description		Project		
This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory.				
The address in this register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory.		CHV, BSW		
DWord	Bit	Description		
0	31:12	<p><b>Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address.</p>	Format:	GraphicsAddress[31:12]
Format:	GraphicsAddress[31:12]			

## HWS\_PGA - Hardware Status Page Address Register

Programming Notes		
If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.		
11:0	<b>Reserved</b> Format:	MBZ

## HCP CABAC Status

HCP_CABAC_STATUS - HCP CABAC Status								
DWord	Bit	Description						
0	31:12	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ				
Format:	MBZ							
	11	<b>Temporal Direction Motion Vector Out-of-Bound Error</b> <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>This flag indicates motion vectors calculated from the Temporal Direct Motion vector is larger than the allowed range.</p>	Default Value:	0	Access:	RO	Format:	U1
Default Value:	0							
Access:	RO							
Format:	U1							
	10:7	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ				
Format:	MBZ							
	6	<b>Motion Vector Delta SE</b> <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>This flag indicates out-of-bound motion vector delta SEs coded in the bit-stream.</p>	Default Value:	0	Access:	RO	Format:	U1
Default Value:	0							
Access:	RO							
Format:	U1							
	5	<b>Delta QP SE</b> <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>This flag indicates leading-one overflow during CABAC decode of cu_qp_delta_abs.</p>	Default Value:	0	Access:	RO	Format:	U1
Default Value:	0							
Access:	RO							
Format:	U1							
	4	<b>Residual Error</b> <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0	Access:	RO		
Default Value:	0							
Access:	RO							

## HCP CABAC STATUS - HCP CABAC Status

		Format:	U1
This flag indicates out-of-bound absolute coefficient level SEs coded in the bit-stream.			
3	<b>Slice and Error</b>		
	Default Value:		0
	Access:		RO
	Format:		U1
This flag indicates a pre-mature end to the slice or an inconsistent end of slice on the last Ctb of a slice.			
2:1	<b>Reserved</b>		
	Format:	MBZ	
0	<b>Ctb Concealment Flag</b>		
	Default Value:		0
	Access:		RO
	Format:		U1
Each pulse from this flag indicates one Ctb is concealed by the HCP.			

## HCP Decode Status

HCP_DEC_STATUS - HCP Decode Status			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1			
Address: 1E900h			
HCP Decode status.			
DWord	Bit	Description	
0	31:18	<b>Number of Ctb Concealed</b>	
		Default Value:	0
	17	Format:	U14
		This 16-bit field indicates the number of Ctb concealed during the decoding of the current frame. This field is cleared with the HCP_PIPE_MODE_SELECT command.	
	16	<b>Frame Dec Active</b>	
		Default Value:	0
	15:0	Format:	U1
		This flag indicates that the decoder hardware is actively decoding a picture.	
	15:0	<b>Indirect Bitstream ObjectAccess Upper Bound Error</b>	
		Default Value:	0
	15:0	Format:	U1
		This flag indicates that the upper bound bit-stream address was reached.	
	15:0	<b>Bit-stream Error Flags</b>	
		Default Value:	0
	15:0	Format:	U16
		This 16-bit field indicates the number of bit stream errors detected for each bit field indicated in the CABAC Status register.	

## HCP Picture Checksum clidx0

<b>HCP_PICTURE_CHECKSUM_CIDX0 - HCP Picture Checksum clidx0</b>							
Register Space:	MMIO: 0/2/0						
Project:	CHV, BSW						
Source:	VideoCS						
Default Value:	0x00000000						
Access:	RO						
Size (in bits):	32						
Trusted Type:	1						
Address:	1E91Ch						
<ul style="list-style-type: none"> <li>The HCP Picture Checksum clidx0 register reports the 32-bit unsigned picture checksum for clidx=0 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification.</li> <li>This calculated value is updated at the end of the frame.</li> </ul>							
DWord	Bit	Description					
0	31:0	<b>Picture checksum clidx0</b> <table border="1" data-bbox="698 1009 1481 1100"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U32</td></tr> </table>		Default Value:	0	Format:	U32
Default Value:	0						
Format:	U32						

## HCP Picture Checksum clidx1

<b>HCP_PICTURE_CHECKSUM_CIDX1 - HCP Picture Checksum clidx1</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1						
Address: 1E920h						
<ul style="list-style-type: none"> <li>The HCP Picture Checksum clidx1 register reports the 32-bit unsigned picture checksum for clidx=1 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification.</li> <li>This calculated value is updated at the end of the frame.</li> </ul>						
DWord	Bit	Description				
0	31:0	<p><b>Picture checksum clidx1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U32</td></tr> </table>	Default Value:	0	Format:	U32
Default Value:	0					
Format:	U32					

## HCP Picture Checksum clidx2

<b>HCP_PICTURE_CHECKSUM_CIDX2 - HCP Picture Checksum clidx2</b>							
Register Space:	MMIO: 0/2/0						
Project:	CHV, BSW						
Source:	VideoCS						
Default Value:	0x00000000						
Access:	RO						
Size (in bits):	32						
Trusted Type:	1						
Address:	1E924h						
<ul style="list-style-type: none"> <li>The HCP Picture Checksum clidx2 register reports the 32-bit unsigned picture checksum for clidx=2 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification.</li> <li>This calculated value is updated at the end of the frame.</li> </ul>							
DWord	Bit	Description					
0	31:0	<b>Picture checksum clidx2</b> <table border="1" data-bbox="698 1009 1481 1098"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U32</td></tr> </table>		Default Value:	0	Format:	U32
Default Value:	0						
Format:	U32						

## HDR

<b>HDR - HDR</b>		
Register Space: PCI: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 0000Ch		
Header Type		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:24	<b>RESERVED</b>
		Default Value: 00h
		Access: RO
		Reserved
	23	<b>MULTI_FUNCTION_STATUS</b>
		Default Value: 0b
		Access: RO
	MFUNC: Integrated graphics is a single function	
	22:16	<b>HEADER_CODE</b>
		Default Value: 00h
		Access: RO
	HDR: Indicates a type 0 configuration space header format	
	15:0	<b>RESERVED</b>
		Default Value: 0000h
		Access: RO
		Reserved

## HEVC Local APIC Retry Vector

<b>HEVC_LAPIC_RETRY_VECT - HEVC Local APIC Retry Vector</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Address:	0D594h			
Valid Projects:	CHV, BSW			
<p>Holds the 4 last retry interrupt vectors. The retry vector register holds the last 4 values P24C acknowledged as an interrupt retry. Retries are errors in hardware and are not expected. HUCINT handles retries by logging the interrupt vector in this register. No interrupt is actually retried, and the interrupt stimulus will be lost if a retry occurs. The system will hang eventually. A 2-bit counter (starting at reset value of 0) is used to point to the slot/byte location from which to load the next retry vector (into the 4 available slots) in sequence. This means if a 5th retry vector shows up, it will be loaded into slot 0 again (as the counter wraps around), over-writing the retry vector which existed there in slot_0.</p>				
DWord	Bit	Description		
0	31:24	<b>Vector Slot 3</b> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table>	Format:	U8
Format:	U8			
23:16	<b>Vector Slot 2</b> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table>	Format:	U8	
Format:	U8			
15:8	<b>Vector Slot 1</b> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table>	Format:	U8	
Format:	U8			
7:0	<b>Vector Slot 0</b> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table>	Format:	U8	
Format:	U8			

## HEVC Microcontroller Header Info

<b>HUC_UKERNEL_HDR_INFO - HEVC Microcontroller Header Info</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Size (in bits): 32			
Address: 0D014h Valid Projects: CHV, BSW Access: RO			
Address: FFE0D014h Valid Projects: CHV, BSW Access: R/W			
The Address 0D014h is accessible in the MCI register space			
DWord	Bit	Description	
0	31:10	<b>Reserved</b>	Format: MBZ
	9:2	<b>Kernel ID</b>	Access: RO
		Format:	U8
		Kernel specified by the HUC_IMEM_STATE command.	
	1	<b>Reserved</b>	Format: MBZ
0	0	<b>uKernel Header Valid</b>	Access: RO
		Format:	U1
		A value of 1 indicates that the register contents are loaded successfully and Kernel ID field is valid.	

## HEVC Microcontroller Status

<b>HUC_STATUS - HEVC Microcontroller Status</b>					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Size (in bits): 32					
Address: 0D000h Name: HUC0 MMIO Address Valid Projects: CHV, BSW					
HUC Status					
<b>Programming Notes</b>					
The HUC front-side bus address is FFE0_D000h.					
DWord	Bit	Description			
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ				
23:16	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table>	Access:	R/W	Format:	U8
Access:	R/W				
Format:	U8				
15:8	<b>uKernel/uOS Status</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field is software-defined.</p>	Access:	R/W	Format:	U8
Access:	R/W				
Format:	U8				
7:1	<b>Boot ROM Code Status</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>U7</td></tr> </table> <p>This field is software-defined.</p>	Access:	R/W	Format:	U7
Access:	R/W				
Format:	U7				
0	<b>MinIA Is In Reset</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>'1' indicates that MinIA is in reset.</p>	Access:	RO	Format:	U1
Access:	RO				
Format:	U1				

## HS Invocation Counter

<b>HS_INVOCATION_COUNT - HS Invocation Counter</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02300h	
<p>This register stores the number of patch objects processed by the HS unit. E.g., A PATCHLIST_2 topology with 6 vertices would cause this counter to increment by 3 (there are 3 2-vertex patch objects in that topology). This register is part of the context save and restore.</p>		
DWord	Bit	Description
0	63:32	<b>HS Invocation Count UDW</b> Number of patch objects processed by the HS stage. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS
	31:0	<b>HS Invocation Count LDW</b> Number of patch objects processed by the HS stage. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS

## HUC\_BMEM\_SRAM\_Offset

<b>HUC_BMEM_SRAM_OFFSET - HUC BMEM SRAM Offset</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32				
Address: FF100154h Valid Projects: CHV, BSW				
DWord	Bit	Description		
0	31:17	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
16:6	<b>BMEM Offset</b> <table border="1"> <tr> <td>Format:</td> <td>U11</td> </tr> </table> <p>96KB SRAM address of the start of the BMEM area</p>	Format:	U11	
Format:	U11			
5:0	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

## HUC\_BMEM\_TOP

HUC_BMEM_TOP - HUC_BMEM_TOP			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32			
Address: FF100150h Valid Projects: CHV, BSW			
DWord	Bit	Description	
0	31:17	<b>Reserved</b>	Format: MBZ
	16:6	<b>BMEM Top</b>  Size + BMEM offset in bytes of BMEM area in the SRAM minus size and bottom are in the kernel description.	Format: U11
	5:0	<b>Reserved</b>	Format: MBZ

## HUC DMA Address Register 0 High

<b>HUC_DMA_ADDR_0_HIGH - HUC DMA Address Register 0 High</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32				
Address: FFE0D304h Valid Projects: CHV, BSW				
Address: 0D304h Valid Projects: CHV, BSW				
The upper 32 bits of the Source DMA address register. The Address 0D304h is accessible in the MCI register space.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
15:0	<b>Address Upper DWORD</b> <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[47:32]</td></tr> </table> <p>This field contains an offset into the associated Graphics Address. Reserved for Minutela FSB Access</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## HUC DMA Address Register 0 Low

HEVC_DMA_ADDR_0_LOW - HUC DMA Address Register 0 Low			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32			
Address: FFE0D300h Valid Projects: CHV, BSW			
Address: 0D300h Valid Projects: CHV, BSW			
The lower 32 bits of the Source DMA address register. The Address 0D300h is accessible in the MCI register space.			
DWord	Bit	Description	
0	31:6	<b>Address</b>	Format: U26 This field contains an offset into the associated Graphics Address or MinutelA FSB Address.
	5:0	<b>Reserved</b>	Format: MBZ

## HUC DMA Address Register 1 Low

<b>HUC_DMA_ADDR_DEST - HUC DMA Address Register 1 Low</b>					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	VideoCS				
Default Value:	0x00000000				
Size (in bits):	32				
Address:	FFE0D308h				
Valid Projects:	CHV, BSW				
Access:	R/W				
Address:	0D308h				
Valid Projects:	CHV, BSW				
Access:	RO				
The lower 32 bits of the Destination DMA address register. The Address 0D308h is accessible in the MCI register space.					
DWord	Bit	Description			
0	31:17	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ				
16:6	<b>DMA Destination Address</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>U11</td></tr> </table> <p>SRAM address bits [16:6] Must be 64B cache line aligned</p>	Access:	R/W	Format:	U11
Access:	R/W				
Format:	U11				
5:0	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ		
Format:	MBZ				

## HUC DMA Control

HUC_DMA_CTRL - HUC DMA Control									
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32									
Address: 0D314h Name: HUC0 MMIO Address Valid Projects: CHV, BSW									
<b>Programming Notes</b> The HUC front-side bus address is FFE0_D314h and the access is R/W.									
DWord	Bit	Description							
0	31:2	<b>Reserved</b> Format: MBZ							
	1	<b>Write</b>	Format: U1 Set/Cleared by FW When 1, will cause DMA to read from the DMA_INT_ADDRESS in 96KB SRAM and WRITE to DMA_EXT_LOW_ADDRESS in DDR (through virtual addressing). DMA_SRC_EXT_HIGH_ADDRESS is ignored when DMA Write is a 1. When 0, DMA will read from the DMA_EXT_LOW_ADDRESS (in ddr through virtual address if fw initiated), and write the data into the 96KB sram at the DMA_INT_ADDRESS. The SRAM refers to the L2 cache. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1</td><td>SRAM to DDR Transfer</td></tr> <tr> <td>0</td><td>DDR to SRAM Transfer</td></tr> </tbody> </table>	Value	Name	1	SRAM to DDR Transfer	0	DDR to SRAM Transfer
		Value	Name						
		1	SRAM to DDR Transfer						
0	DDR to SRAM Transfer								
0	<b>Start DMA Transfer</b>	Format: U1 This bit should be programmed last since it will trigger the DMA transfer. Hardware will clear this bit once DMA completes.							

## HUC DMA Copy Size

<b>HUC_DMA_COPY_SIZE - HUC DMA Copy Size</b>					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	VideoCS				
Default Value:	0x00000000				
Access:	RO				
Size (in bits):	32				
Address:	0D310h				
Name:	HUC0 MMIO Address				
Valid Projects:	CHV, BSW				
The lower 32 bits of the Destination DMA address register. The Address 0D310h is accessible in the MCI register space.					
<b>Programming Notes</b>					
The HUC front-side bus address is FFE0_D310h and the access is R/W.					
DWord	Bit	Description			
0	31:17	<b>Reserved</b> Format: MBZ			
	16:6	<b>DMA Transfer Size</b> Format: U11 Size of the DMA transfer, in bytes. For smaller transfers SW should use the MinutelA core directly ( DMA programming overhead is higher than copying the data using the MinutelA core. Approximate inflection point would be ~ 256 bits. )			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Programming Notes</th><th style="text-align: center; padding: 2px;">Project</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">Size must be a multiple of 64 bytes</td><td style="padding: 2px;">CHV, BSW</td></tr> </tbody> </table>	Programming Notes	Project	Size must be a multiple of 64 bytes
Programming Notes	Project				
Size must be a multiple of 64 bytes	CHV, BSW				
5:0	<b>Reserved</b> Format: MBZ				

## HUC DMA External Low Address

<b>HUC_DMA_EXT_LOW_ADDRESS - HUC DMA External Low Address</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0D300h	
Name:	HUC0 MMIO Address	
Valid Projects:	CHV, BSW	
HUC DMA external address lower 32 bits		
<b>Programming Notes</b>		
MMIO access is for debug purposes only.		
The HUC front-side bus address is FFE0_D300h and the access is R/W.		
DWord	Bit	Description
0	31:6	<b>DMA External Low Address</b>
	5:0	<b>Reserved</b>

## HUC DMA Internal Address

<b>HUC_DMA_INT_ADDRESS - HUC DMA Internal Address</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Address:	0D308h			
Name:	HUC0 MMIO Address			
Valid Projects:	CHV, BSW			
HUC DMA internal address				
<b>Programming Notes</b>				
The HUC front-side bus address is FFE0_D308h and the access is R/W.				
DWord	Bit	Description		
0	31:17	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
	Format:	MBZ		
	16:6	<b>DMA Internal Address</b> <table border="1"> <tr> <td>Format:</td><td>U11</td></tr> </table>	Format:	U11
Format:	U11			
5:0	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ			

## HUC Global Microcontroller Hardware Notify Error

### HUC\_HW\_NOTIFY\_ERR - HUC Global Microcontroller Hardware Notify Error

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: VideoCS

Default Value: 0x00000000

Access: RO

Size (in bits): 32

Address: 0D59Ch

Valid Projects: CHV, BSW

This register is used to HW to log the type of error encountered by HUC during operation. Bits in the register indicate the type of error and HW sets the corresponding bit when a certain type of error occurs. Graphics driver is expected to inspect, respond and clear. To clear a bit, SW must write 1 to the appropriate bit.

DWord	Bit	Description		
0	31:25	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
24	<b>SHIM notify Error</b> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>Is set when any error is detected in the shim.</p>	Format:	U1	
Format:	U1			
23:14	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ			
13	<b>(INT)Recurrent DMA Interrupt Error</b> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table>	Format:	U1	
Format:	U1			
12	<b>(INT)Recurrent Timer Interrupt Error</b> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table>	Format:	U1	
Format:	U1			
11:0	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ			

## HUC IMEM Attributes

HUC_IMEM_ATTR - HUC IMEM Attributes																
DWord	Bit	Description														
0	31:15	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ												
Format:	MBZ															
	14:9	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ										
Project:	CHV, BSW															
Format:	MBZ															
	8:7	<b>Arbitartion Priority</b> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td colspan="2">Arbitration priority of the Surface at Virtual Address Region #{{i}}</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>0h</td><td>Highest</td></tr> <tr> <td>1h</td><td>Second Highest</td></tr> <tr> <td>2h</td><td>Third Highest</td></tr> <tr> <td>3h</td><td>Lowest</td></tr> </table>	Format:	U2	Arbitration priority of the Surface at Virtual Address Region #{{i}}		Value	Name	0h	Highest	1h	Second Highest	2h	Third Highest	3h	Lowest
Format:	U2															
Arbitration priority of the Surface at Virtual Address Region #{{i}}																
Value	Name															
0h	Highest															
1h	Second Highest															
2h	Third Highest															
3h	Lowest															
	6:5	<b>Cacheability Control</b> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td colspan="2">Cacheabilty of the Surface at Virtual Addrress Region #{{i}}</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>0h</td><td>Use Cacheability Controls from page table</td></tr> <tr> <td>1h</td><td>UC uncacheable</td></tr> <tr> <td>2h</td><td>WT write-through</td></tr> <tr> <td>3h</td><td>WB write-through</td></tr> </table>	Format:	U2	Cacheabilty of the Surface at Virtual Addrress Region #{{i}}		Value	Name	0h	Use Cacheability Controls from page table	1h	UC uncacheable	2h	WT write-through	3h	WB write-through
Format:	U2															
Cacheabilty of the Surface at Virtual Addrress Region #{{i}}																
Value	Name															
0h	Use Cacheability Controls from page table															
1h	UC uncacheable															
2h	WT write-through															
3h	WB write-through															
	4:3	<b>Target Cache</b> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td colspan="2">Target Cache of the Surface at Virtual Addrress Region #{{i}}</td></tr> </table>	Format:	U2	Target Cache of the Surface at Virtual Addrress Region #{{i}}											
Format:	U2															
Target Cache of the Surface at Virtual Addrress Region #{{i}}																

## HUC\_IMEM\_ATTR - HUC IMEM Attributes

		Value	Name
		0h	eLLC
		1h	LLC
		2h	LLC and eLLC
		3h	LLC and eLLC encoded as 3
	2	<b>Reserved</b>	
		Format:	U1
	1:0	<b>Age</b>	
		Format:	U2
		Age of the Surface at Virtual Address Region # $\{i\}$	

## HUC Indirect Stream Address

<b>HUC_IND_STREAM_START_ADDR - HUC Indirect Stream Address</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32				
Address: FF10015Ch Valid Projects: CHV, BSW				
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:29	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
28:0	<b>Stream Out Start Address</b> <table border="1"> <tr> <td>Format:</td> <td>U29</td> </tr> </table> <p>Specifies the byte-aligned graphics memory starting address of the slice bit stream relative to the BSD Indirect Stream Out Object Base Address. This is loaded from the HUC_STREAM_OBJECT command dword 3.</p>	Format:	U29	
Format:	U29			

## HUC Indirect Stream Length

<b>HUC_IND_BSD_LEN - HUC Indirect Stream Length</b>			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	VideoCS		
Default Value:	0x00000000		
Access:	RO		
Size (in bits):	32		
Address:	FF100158h		
Valid Projects:	CHV, BSW		
This register is written by the HUC_STREAM_OBJECT command			
DWord	Bit	Description	
0	31:28	<b>Reserved</b>	Format: MBZ
	27:0	<b>Bitstream Length</b>	Format: U28 Specifies the length in bytes of the bit stream data plus header for the current slice. It includes the first byte of the slice header and the last non-zero byte of the slice data. Specifically, the zero-padding bytes (if present) and the next start-code are excluded.

## HUC Instruction Pointer

<b>HUC_INSTRUCTION_POINTER - HUC Instruction Pointer</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	FFE0D0B0h	
Valid Projects:	CHV, BSW	
Address:	0D0B0h	
Valid Projects:	CHV, BSW	
The Address 0D0B0h is accessible in the MCI register space.		
DWord	Bit	Description
0	31:0	<b>MinuteIA Instruction Pointer</b> Format: U32

## HUC Jump Location

<b>HUC JMP_DEST - HUC Jump Location</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0D018h	
Name:	HUC0 MMIO Address	
Valid Projects:	CHV, BSW	
Access:	RO	
HuC Jump Location		
<b>Programming Notes</b>		
The HUC front-side bus address is FFE0_D018h		
DWord	Bit	Description
0	31:17	<b>Reserved</b> Format: <input type="text"/> MBZ
	16:6	<b>Jump Destination</b> Format: <input type="text"/> U11 Base Address for Code Segment loads in the internal SRAM (from the kernel descriptor). P24C will jump to this address after reset.
	5:0	<b>Reserved</b> Format: <input type="text"/> MBZ

## HUC Last Graphics Memory Fetch Address

<b>HUC_LAST_GRAPHICS_MEMORY_FETCH_ADDRESS - HUC Last Graphics Memory Fetch Address</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoCS					
Default Value:	0x00000000					
Access:	RO					
Size (in bits):	32					
Address:	0D160h					
Name:	HUC0 MMIO Address					
Valid Projects:	CHV, BSW					
The P24C last graphics memory fetch address						
<b>Programming Notes</b>						
The HUC front-side bus address is FFE0_D160h.						
DWord	Bit	Description				
0	31:6	<b>Last Graphics Memory Fetch Address</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td><td style="width: 40%;">U26</td></tr> <tr> <td colspan="2">The 26 MSBs of the Last Graphics Memory Fetch Address</td></tr> </table>	Format:	U26	The 26 MSBs of the Last Graphics Memory Fetch Address	
Format:	U26					
The 26 MSBs of the Last Graphics Memory Fetch Address						
5:0	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td><td style="width: 40%;">MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ					

## HUC Last SRAMCODE Fetch Address

<b>HUC_LAST_SRAMCODE_FETCH_ADDRESS - HUC Last SRAMCODE Fetch Address</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoCS					
Default Value:	0x00000000					
Access:	RO					
Size (in bits):	32					
Address:	0D16Ch					
Name:	HUC0 MMIO Address					
Valid Projects:	CHV, BSW					
The P24C last SRAMCODE fetch address. The SRAM refers to the L2 cache in the HuC.						
<b>Programming Notes</b>						
The HUC front-side bus address is FFE0_D16Ch.						
DWord	Bit	Description				
0	31:6	<p><b>Last SRAMCODE Fetch Address</b></p> <table border="1"> <tr> <td>Format:</td><td>U26</td></tr> <tr> <td colspan="2">The 26 MSBs of the Last SRAMCODE Fetch Address</td></tr> </table>	Format:	U26	The 26 MSBs of the Last SRAMCODE Fetch Address	
Format:	U26					
The 26 MSBs of the Last SRAMCODE Fetch Address						
5:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ					

## HUC Last SRAMDATA Fetch Address

<b>HUC_LAST_SRAMDATA_FETCH_ADDRESS - HUC Last SRAMDATA Fetch Address</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoCS					
Default Value:	0x00000000					
Access:	RO					
Size (in bits):	32					
Address:	0D170h					
Name:	HUC0 MMIO Address					
Valid Projects:	CHV, BSW					
The P24C last SRAMDATA fetch address						
<b>Programming Notes</b>						
The HUC front-side bus address is FFE0_D170h.						
DWord	Bit	Description				
0	31:6	<b>Last SRAMDATA Fetch Address</b> <table border="1"> <tr> <td>Format:</td><td>U26</td></tr> <tr> <td colspan="2">The 26 MSBs of the Last SRAMDATA Fetch Address</td></tr> </table>	Format:	U26	The 26 MSBs of the Last SRAMDATA Fetch Address	
Format:	U26					
The 26 MSBs of the Last SRAMDATA Fetch Address						
5:0	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ					

## HUC Last WOPCM Fetch Address

<b>HUC_LAST_WOPCM_FETCH_ADDRESS - HUC Last WOPCM Fetch Address</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0D168h	
Name:	HUC0 MMIO Address	
Valid Projects:	CHV, BSW	
The P24C last graphics memory fetch address		
<b>Programming Notes</b>		
The HUC front-side bus address is FFE0_D168h.		
DWord	Bit	Description
0	31:6	<b>Last WOPCM Fetch Address</b> Format: <input type="text"/> U26 The 26 MSBs of the Last WOPCM Fetch Address
	5:0	<b>Reserved</b> Format: <input type="text"/> MBZ

## HUC Minute IA Idle Status

<b>HUC_MIA_IDLE - HUC Minute IA Idle Status</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Address:	0D028h			
Name:	HUC0 MMIO Address			
Valid Projects:	CHV, BSW			
HuC Minute IA (P24C) Idle Status				
<b>Programming Notes</b>				
The HUC front-side bus address is FFE0_D028h.				
DWord	Bit	Description		
0	31:1	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; vertical-align: bottom;">MBZ</td></tr> </table>	Format:	MBZ
	Format:	MBZ		
0	<b>Idle</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; vertical-align: bottom;">U1</td></tr> </table> <p>Whether the minute IA core is idle. If idle it is safe to remove the clocks from the Minute_IA core and enter RC6. When this field is set and a HALT request comes from MinutelA, the Minute_IA including P24C are potentially IDLE (after FLUSH and FlushAck is received ). If a HALT is received without this field set then MinutelA is not really idle. This is the idle status register for the FW to communicate to the SHIM to indicate minutelA is in HALT/idle state. Trigger by HALT command. Hardware will clear this bit on interrupt to minutelA.</p>	Format:	U1	
Format:	U1			

## HUC SHIM Control 1

HUC_SHIM_CTRL_1 - HUC SHIM Control 1										
Register Space:	MMIO: 0/2/0									
Project:	CHV, BSW									
Source:	VideoCS									
Default Value:	0x00000000									
Size (in bits):	32									
Address:	0D064h									
Name:	HUC0 MMIO Address									
Valid Projects:	CHV, BSW									
HuC Shim Control 1										
<b>Programming Notes</b>										
The HUC front-side bus address is FFE0_D064h.										
DWord	Bit	Description								
0	31:19	<b>Reserved</b> Format: <input type="text"/> MBZ								
	18	<b>128-bit CL Fill Optimization Disable</b> Format: <input type="text"/> Disable Allows SW to disable the 128b CL fill optimization that was added for better performance on CL fills. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Enable <b>[Default]</b></td><td>Enables the full CL fill optimization for MinutelA.</td></tr> <tr> <td>1</td><td>Disable</td><td>Force the original behavior (no 128b CL fills)</td></tr> </tbody> </table>	Value	Name	Description	0	Enable <b>[Default]</b>	Enables the full CL fill optimization for MinutelA.	1	Disable
Value	Name	Description								
0	Enable <b>[Default]</b>	Enables the full CL fill optimization for MinutelA.								
1	Disable	Force the original behavior (no 128b CL fills)								
17	<b>Optimized FLUSH Mechanism Disable</b> Format: <input type="text"/> Disable Allows SW to disable the optimized Flush. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Enable <b>[Default]</b></td><td>Default will be optimized implementation (evicts dirty only - no invalidate others).</td></tr> <tr> <td>1</td><td>Disable</td><td>Roll back to original implementation of Evict and Invalidate</td></tr> </tbody> </table>	Value	Name	Description	0	Enable <b>[Default]</b>	Default will be optimized implementation (evicts dirty only - no invalidate others).	1	Disable	Roll back to original implementation of Evict and Invalidate
Value	Name	Description								
0	Enable <b>[Default]</b>	Default will be optimized implementation (evicts dirty only - no invalidate others).								
1	Disable	Roll back to original implementation of Evict and Invalidate								
16	<b>WB / WT Decode Support Disable</b> Format: <input type="text"/> Disable Allows SW to disable WB/WT distinction provided by Shim for MinutelA L1 cached lines. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Enable <b>[Default]</b></td><td>Assert the WBWT pin to indicate: WB for all cycles below top-of- WOPCM WT for all cycles going to GFX-MEM (above top-of- WOPCM)</td></tr> <tr> <td>1</td><td>Disable</td><td>Force WB for all.</td></tr> </tbody> </table>	Value	Name	Description	0	Enable <b>[Default]</b>	Assert the WBWT pin to indicate: WB for all cycles below top-of- WOPCM WT for all cycles going to GFX-MEM (above top-of- WOPCM)	1	Disable	Force WB for all.
Value	Name	Description								
0	Enable <b>[Default]</b>	Assert the WBWT pin to indicate: WB for all cycles below top-of- WOPCM WT for all cycles going to GFX-MEM (above top-of- WOPCM)								
1	Disable	Force WB for all.								

## HUC\_SHIM\_CTRL\_1 - HUC SHIM Control 1

	15	<b>Clock Gate Enable</b>		
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			
SW is expected to always set this bit for normal operation. Default value of this register is set to 1, meaning clock gate is enabled. Disabling by writing '0' is not supported.				
	14:3	<b>Reserved</b>		
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	2	<b>MinutIA Caching Mode Enable</b>		
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			
Allows internal caching within MinIA core when set. SW is expected to set this bit for normal operation.				
	1:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			

## HUC SHIM Error Record

<b>HUC_SHIM_ERR_TRAP - HUC SHIM Error Record</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0D070h	
Name:	HUC0 MMIO Address	
Valid Projects:	CHV, BSW	
HuC Shim Error Record (Trap)		
<b>Programming Notes</b>		
The HUC front-side bus address is FFE0_D070h.		
DWord	Bit	Description
0	31:27	<b>Reserved</b> Format: <input type="text"/> MBZ
	26	<b>Code Write</b> Format: <input type="text"/> U1 Set when shim detects a FSB write to the code segment, cleared on the next IMEM command or when MIA is forced into reset.
	25:17	<b>Reserved</b> Format: <input type="text"/> MBZ
	16	<b>Shutdown cycle received from MinIA</b> Format: <input type="text"/> U1 Set when MIA issues a shutdown cycle, cleared on the next IMEM command or when MIA is forced into reset.
	15:0	<b>Reserved</b> Format: <input type="text"/> MBZ

## HUC STATUS 2

<b>HUC_STATUS2 - HUC STATUS 2</b>					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	VideoCS				
Default Value:	0x00000000				
Access:	R/W				
Size (in bits):	32				
Address:	0D3B0h				
Name:	HUC0 MMIO Address				
Valid Projects:	CHV, BSW				
HUC Status 2					
<b>Programming Notes</b>					
The HUC front-side bus address is FFE0_D3B0h.					
DWord	Bit	Description			
0	31:21	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ				
20	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW				
Format:	MBZ				
19	<b>DISABLED REGION ACCESSED</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>Set by HW when HuC detects a read or write to a virtual addressing region that was not enabled. Can be cleared by FW writing a 1 to this bit.</p>	Access:	R/W	Format:	U1
Access:	R/W				
Format:	U1				
18	<b>WRITE MERGE BUFFER DATA VALID</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>Set/cleared by HW when HuC has data waiting to be written to ddr in the write merge buffer. FW can force this data to be flushed to DDR by writing a 1 to this bit or by going into HALT.</p>	Access:	R/W	Format:	U1
Access:	R/W				
Format:	U1				
17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table>	Access:	RO	Format:	U1
Access:	RO				
Format:	U1				
16:15	<b>Reserved</b>				

## HUC\_STATUS2 - HUC STATUS 2

		Access:	RO
		Format:	U2
14	<b>HUC_HWM_VCS_DONE</b>	Access:	RO
		Format:	U1
	Status of handshake signal to HWM		
13	<b>DMA IDLE</b>	Access:	RO
		Format:	U1
	Current status of the DMA engine		
12	<b>LAST STREAM OBJECT</b>	Access:	RO
		Format:	U1
	Set/cleared by HUC_START cmd		
11	<b>FUSE_HUC_FW_VERIFICATION_BYPASS</b>	Access:	RO
		Format:	U1
	Fuse status		
10	<b>FUSE_HUC_DISABLE</b>	Access:	RO
		Format:	U1
	Fuse status indicates if the HuC is permanently disabled. At power on, the software driver must check the status of this bit prior to programming the HuC. If this bit is high, the software driver must not program the HuC. Programming the HuC when the HuC is disabled, could result in a hang condition.		
9	<b>FUSE_HUC_DEBUG_ENABLE</b>	Access:	RO
		Format:	U1
	Fuse status		
8	<b>VCMD NO AUTHENTICATION ERROR</b>	Access:	RO
		Format:	U1
	This bit is set when hardware detects a HuC VCS command without the authentication signal set.		

## HUC\_STATUS2 - HUC STATUS 2

<b>HUC_STATUS2 - HUC STATUS 2</b>						
7	<b>VCR FW VERIFIED</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U1</td></tr> </table> <p>Status of fw verified input signal</p>	Access:	RO	Format:	U1
Access:	RO					
Format:	U1					
6	<b>VALID IMEM LOADED</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U1</td></tr> </table> <p>Set by hardware when an IMEM command completes without an Upper Bound Error or a VCMD Error. This bit will be cleared by HW at the end of a HUC workload (HUC_Start command with last start bit set).</p>	Access:	RO	Format:	U1
Access:	RO					
Format:	U1					
5	<b>IMEM CONFIGURATION ERROR</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U1</td></tr> </table> <p>Hardware sets this bit when it detects an error in the WOPCM Kernel number or if the IMEM load would exceed the 96KB SRAM.</p>	Access:	RO	Format:	U1
Access:	RO					
Format:	U1					
4	<b>DMA DMEM ERROR</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U1</td></tr> </table> <p>Hardware sets this bit when it detects an attempt by the DMEM STATE cmd to write data to address outside of the DMEM bottom to DMEM top addresses in the 96KB SRAM. This can be cleared by the async reset or by another IMEM command.</p>	Access:	RO	Format:	U1
Access:	RO					
Format:	U1					
3	<b>HUC DMA UPPER BOUND ERROR</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U1</td></tr> </table> <p>Hardware sets this bit when it detects an attempt to read a WOPCM address that is larger than the upper bound offset input signal. This can occur during a VCS IMEM Load command or a code fetch outside of the 96KB SRAM that is larger than the secure storage upper bound offset. This can only be cleared by the async reset.</p>	Access:	RO	Format:	U1
Access:	RO					
Format:	U1					
2	<b>MIA HALT DETECTED</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U1</td></tr> </table> <p>p24c is in a halt state</p>	Access:	RO	Format:	U1
Access:	RO					
Format:	U1					
1	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Format:	MBZ		
Format:	MBZ					
0	<b>HuC BUSY Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U1</td></tr> </table> <p>Set by HW at the start of a VCS IMEM or DMEM command, can be set or cleared by FW.</p>	Access:	R/W	Format:	U1
Access:	R/W					
Format:	U1					

## IA32\_MTRR\_FIX4K\_C0000\_High

<b>MTRR_FIX4K_C0000_H - IA32_MTRR_FIX4K_C0000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F13Ch					
Fixed MTRR to identify (C0000-C8000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_C0000\_L - IA32\_MTRR\_FIX4K\_C0000 Low

MTRR_FIX4K_C0000_L - IA32_MTRR_FIX4K_C0000 Low						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F138h					
Fixed MTRR to identify (C0000-C8000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_C8000\_High

<b>MTRR_FIX4K_C8000_H - IA32_MTRR_FIX4K_C8000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F144h					
Fixed MTRR to identify (C8000-D0000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_C8000\_Low

<b>MTRR_FIX4K_C8000_L - IA32_MTRR_FIX4K_C8000_Low</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F140h					
Fixed MTRR to identify (C8000-D0000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_D0000\_High

<b>MTRR_FIX4K_D0000_H - IA32_MTRR_FIX4K_D0000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F14Ch					
Fixed MTRR to identify (D0000-D8000h)						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_D0000\_Low

MTRR_FIX4K_D0000_L - IA32_MTRR_FIX4K_D0000_Low						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F148h					
Fixed MTRR to identify (D0000-D8000h)						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_D8000\_High

<b>MTRR_FIX4K_D8000_H - IA32_MTRR_FIX4K_D8000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F154h					
Fixed MTRR to identify (D8000-E0000h)						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_D8000\_Low

MTRR_FIX4K_D8000_L - IA32_MTRR_FIX4K_D8000_Low						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0F150h						
Fixed MTRR to identify (D8000-E0000h)						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_E0000\_High

<b>MTRR_FIX4K_E0000_H - IA32_MTRR_FIX4K_E0000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F15Ch					
Fixed MTRR to identify (E0000-E8000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_E0000\_Low

<b>MTRR_FIX4K_E0000_L - IA32_MTRR_FIX4K_E0000_Low</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F158h					
Fixed MTRR to identify (E0000-E8000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_E8000\_High

<b>MTRR_FIX4K_E8000_H - IA32_MTRR_FIX4K_E8000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F164h					
Fixed MTRR to identify (E8000-F0000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_E8000\_Low

<b>MTRR_FIX4K_E8000_L - IA32_MTRR_FIX4K_E8000_Low</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F160h					
Fixed MTRR to identify (E8000-F0000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_F0000\_High

<b>MTRR_FIX4K_F0000_H - IA32_MTRR_FIX4K_F0000_High</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0F16Ch						
Fixed MTRR to identify (F0000-F8000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_F0000\_Low

<b>MTRR_FIX4K_F0000_L - IA32_MTRR_FIX4K_F0000_Low</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F168h					
Fixed MTRR to identify (F0000-F8000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_F8000\_High

<b>MTRR_FIX4K_F8000_H - IA32_MTRR_FIX4K_F8000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F174h					
Fixed MTRR to identify (F8000-100000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX4K\_F8000\_Low

<b>MTRR_FIX4K_F8000_L - IA32_MTRR_FIX4K_F8000_Low</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F170h					
Fixed MTRR to identify (F8000-100000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX16K\_80000\_High

<b>MTRR_FIX16K_80000_H - IA32_MTRR_FIX16K_80000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F12Ch					
Fixed MTRR to identify 512K-768K of the main memory (80000-A0000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX16K\_80000\_Low

MTRR_FIX16K_80000_L - IA32_MTRR_FIX16K_80000_Low						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F128h					
Fixed MTRR to identify 512K-768K of the main memory (80000-A0000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#.0</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX16K\_A0000\_High

<b>MTRR_FIX16K_A0000_H - IA32_MTRR_FIX16K_A0000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F134h					
Fixed MTRR to identify 768K-1024K of the main memory (A0000-C0000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX16K\_A0000\_Low

<b>MTRR_FIX16K_A0000_L - IA32_MTRR_FIX16K_A0000_Low</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F130h					
Fixed MTRR to identify 768K-1024K of the main memory (A0000-C0000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX64K\_00000\_High

<b>MTRR_FIX64K_00000_H - IA32_MTRR_FIX64K_00000_High</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F124h					
Fixed MTRR to identify 0-512K of the main memory (0-80000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[63:56]: Identifies the memory type 00h-FFh of range#7.      Bit[55:48]: Identifies the memory type 00h-FFh of range#6.      Bit[47:40]: Identifies the memory type 00h-FFh of range#5.      Bit[39:32]: Identifies the memory type 00h-FFh of range#4.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_FIX64K\_00000\_Low

<b>MTRR_FIX64K_00000_L - IA32_MTRR_FIX64K_00000_Low</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0F120h						
Fixed MTRR to identify 0-512K of the main memory (0-80000h).						
DWord	Bit	Description				
0	31:0	<p><b>Range0 to Range7 Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:24]: Identifies the memory type 00h-FFh of range#3.    Bit[23:16]: Identifies the memory type 00h-FFh of range#2.    Bit[15:8]: Identifies the memory type 00h-FFh of range#1.    Bit[7:0]: Identifies the memory type 00h-FFh of range#0.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE0\_H - IA32 MTRR PHYSBASE0 High

MTRR_PHYSBASE0_H - IA32 MTRR PHYSBASE0 High						
Variable MTRR0						
DWord	Bit	Description				
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
6:0	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b	Access:	R/W	
Default Value:	0000000b					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE0\_L - IA32\_MTRR\_PHYSBASE0 Low

MTRR_PHYSBASE0_L - IA32_MTRR_PHYSBASE0 Low						
Variable MTRR0						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE1\_H - IA32 MTRR PHYSBASE1 High

MTRR_PHYSBASE1_H - IA32 MTRR PHYSBASE1 High				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0F194h			
Variable MTRR1				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysBase</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSBASE1\_L - IA32 MTRR PHYSBASE1 Low

MTRR_PHYSBASE1_L - IA32 MTRR PHYSBASE1 Low						
Variable MTRR1						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE2\_H - IA32 MTRR PHYSBASE2 High

MTRR_PHYSBASE2_H - IA32 MTRR PHYSBASE2 High			
Variable MTRR2	DWord	Bit	Description
0	31:7	<b>Reserved</b>	
		Default Value:	00000000000000000000000000000000b
	6:0	<b>PhysBase</b>	
		Default Value:	0000000b
		Access:	R/W
Physical Base address[38:32] of the variable MTRR.			

## IA32\_MTRR\_PHYSBASE2\_L - IA32 MTRR PHYSBASE2 Low

MTRR_PHYSBASE2_L - IA32 MTRR PHYSBASE2 Low						
Variable MTRR2						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE3\_H - IA32 MTRR PHYSBASE3 High

MTRR_PHYSBASE3_H - IA32 MTRR PHYSBASE3 High						
Variable MTRR3						
DWord	Bit	Description				
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
6:0	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b	Access:	R/W	
Default Value:	0000000b					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE3\_L - IA32\_MTRR\_PHYSBASE3 Low

MTRR_PHYSBASE3_L - IA32_MTRR_PHYSBASE3 Low						
Variable MTRR3						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE4\_H - IA32 MTRR PHYSBASE4 High

MTRR_PHYSBASE4_H - IA32 MTRR PHYSBASE4 High				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F1C4h				
Variable MTRR4				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysBase</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSBASE4\_L - IA32\_MTRR\_PHYSBASE4 Low

MTRR_PHYSBASE4_L - IA32_MTRR_PHYSBASE4 Low						
Variable MTRR4						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Identifies the memory type 00h-FFh</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE5\_H - IA32 MTRR PHYSBASE5 High

MTRR_PHYSBASE5_H - IA32 MTRR PHYSBASE5 High						
Variable MTRRs						
DWord	Bit	Description				
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
6:0	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b	Access:	R/W	
Default Value:	0000000b					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE5\_L - IA32\_MTRR\_PHYSBASE5 Low

MTRR_PHYSBASE5_L - IA32_MTRR_PHYSBASE5 Low						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0F1D0h						
Variable MTRRs						
DWord	Bit	Description				
0	31:12	<b>PhysBase</b> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<b>Memory Type</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE6\_H - IA32 MTRR PHYSBASE6 High

MTRR_PHYSBASE6_H - IA32 MTRR PHYSBASE6 High						
Variable MTRR6						
DWord	Bit	Description				
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
6:0	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b	Access:	R/W	
Default Value:	0000000b					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE6\_L - IA32\_MTRR\_PHYSBASE6\_Low

MTRR_PHYSBASE6_L - IA32_MTRR_PHYSBASE6_Low						
Variable MTRR6						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE7\_H - IA32 MTRR PHYSBASE7 High

MTRR_PHYSBASE7_H - IA32 MTRR PHYSBASE7 High						
Variable MTRR7						
DWord	Bit	Description				
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
6:0	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b	Access:	R/W	
Default Value:	0000000b					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE7\_L - IA32\_MTRR\_PHYSBASE7 Low

MTRR_PHYSBASE7_L - IA32_MTRR_PHYSBASE7 Low						
Variable MTRR7						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE8\_H - IA32 MTRR PHYSBASE8 High

MTRR_PHYSBASE8_H - IA32 MTRR PHYSBASE8 High						
Variable MTRR8						
DWord	Bit	Description				
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
6:0	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b	Access:	R/W	
Default Value:	0000000b					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE8\_L - IA32 MTRR PHYSBASE8 Low

MTRR_PHYSBASE8_L - IA32 MTRR PHYSBASE8 Low						
Variable MTRR8						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Physical Base address[31:0] of the variable MTRR</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE9\_H - IA32 MTRR PHYSBASE9 High

MTRR_PHYSBASE9_H - IA32 MTRR PHYSBASE9 High						
Variable MTRR9						
DWord	Bit	Description				
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
6:0	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[38:32] of the variable MTRR.</p>	Default Value:	0000000b	Access:	R/W	
Default Value:	0000000b					
Access:	R/W					

## IA32\_MTRR\_PHYSBASE9\_L - IA32\_MTRR\_PHYSBASE9\_Low

MTRR_PHYSBASE9_L - IA32_MTRR_PHYSBASE9_Low						
Variable MTRR9						
DWord	Bit	Description				
0	31:12	<p><b>PhysBase</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical Base address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000b	Access:	RO	
Default Value:	0000b					
Access:	RO					
7:0	<p><b>Memory Type</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Identifies the memory type 00h-FFh.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					

## IA32 MTRR PHYSMASK0 High

MTRR_PHYSMASK0_H - IA32 MTRR PHYSMASK0 High				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F18Ch				
Variable MTRR0				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK0\_L - IA32 MTRR PHYSMASK0 Low

MTRR_PHYSMASK0_L - IA32 MTRR PHYSMASK0 Low				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F188h				
Variable MTRR0				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA32 MTRR PHYSMASK1 High

MTRR_PHYSMASK1_H - IA32 MTRR PHYSMASK1 High				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F19Ch				
Variable MTRR1				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK1\_L - IA32 MTRR PHYSMASK1 Low

MTRR_PHYSMASK1_L - IA32 MTRR PHYSMASK1 Low						
Variable MTRR1						
DWord	Bit	Description				
0	31:12	<p><b>PhysMask</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h					
Access:	R/W					
	11	<p><b>Valid</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	10:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000000b	Access:	RO
Default Value:	00000000000b					
Access:	RO					

## IA32 MTRR PHYSMASK2 High

<b>MTRR_PHYSMASK2_H - IA32 MTRR PHYSMASK2 High</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F1ACh				
Variable MTRR2				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK2\_L - IA32 MTRR PHYSMASK2 Low

MTRR_PHYSMASK2_L - IA32 MTRR PHYSMASK2 Low				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F1A8h				
Variable MTRR2				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA32 MTRR PHYSMASK3 High

<b>MTRR_PHYSMASK3_H - IA32 MTRR PHYSMASK3 High</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F1BCh				
Variable MTRR3				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK3\_L - IA32 MTRR PHYSMASK3 Low

MTRR_PHYSMASK3_L - IA32 MTRR PHYSMASK3 Low				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F1B8h				
Variable MTRR3				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA32 MTRR PHYSMASK4 High

<b>MTRR_PHYSMASK4_H - IA32 MTRR PHYSMASK4 High</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F1CCh				
Variable MTRR4				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK4\_L - IA32 MTRR PHYSMASK4 Low

MTRR_PHYSMASK4_L - IA32 MTRR PHYSMASK4 Low				
Variable MTRR4				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>00000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA32 MTRR PHYSMASK5 High

<b>MTRR_PHYSMASK5_H - IA32 MTRR PHYSMASK5 High</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F1DCh				
Variable MTRRs				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK5\_L - IA32 MTRR PHYSMASK5 Low

MTRR_PHYSMASK5_L - IA32 MTRR PHYSMASK5 Low				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F1D8h				
Variable MTRRs				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA32 MTRR PHYSMASK6 High

MTRR_PHYSMASK6_H - IA32 MTRR PHYSMASK6 High				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F1ECh				
Variable MTRR6				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK6\_L - IA32 MTRR PHYSMASK6 Low

MTRR_PHYSMASK6_L - IA32 MTRR PHYSMASK6 Low				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F1E8h				
Variable MTRR6				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA32 MTRR PHYSMASK7 High

MTRR_PHYSMASK7_H - IA32 MTRR PHYSMASK7 High				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F1FCh				
Variable MTRR7				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK7\_L - IA32 MTRR PHYSMASK7 Low

MTRR_PHYSMASK7_L - IA32 MTRR PHYSMASK7 Low				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F1F8h				
Variable MTRR7				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA32 MTRR PHYSMASK8 High

MTRR_PHYSMASK8_H - IA32 MTRR PHYSMASK8 High				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0F20Ch				
Variable MTRR8				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	6:0	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b
Default Value:	0000000b			
Access:	R/W			

## IA32\_MTRR\_PHYSMASK8\_L - IA32 MTRR PHYSMASK8 Low

MTRR_PHYSMASK8_L - IA32 MTRR PHYSMASK8 Low				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F208h				
Variable MTRR8				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA32\_MTRR\_PHYSMASK9\_H - IA32 MTRR PHYSMASK9 High

MTRR_PHYSMASK9_H - IA32 MTRR PHYSMASK9 High						
Variable MTRR9						
DWord	Bit	Description				
0	31:7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
6:0	<p><b>PhysMask</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Physical MASK for the address[38:32] of the variable MTRR.</p>	Default Value:	0000000b	Access:	R/W	
Default Value:	0000000b					
Access:	R/W					

## IA32\_MTRR\_PHYSMASK9\_L - IA32 MTRR PHYSMASK9 Low

MTRR_PHYSMASK9_L - IA32 MTRR PHYSMASK9 Low				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F218h				
Variable MTRR9				
DWord	Bit	Description		
0	31:12	<b>PhysMask</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Physical MASK for the address[31:0] of the variable MTRR.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Valid</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Valid bit showing that MTRR decode is active.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b			
Access:	R/W			
	10:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000b
Default Value:	00000000000b			
Access:	RO			

## IA Vertices Count

<b>IA_VERTICES_COUNT - IA Vertices Count</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02310h	
Valid Projects:		
This register stores the count of vertices processed by VF. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:32	<b>IA Vertices Count Report UDW</b> Total number of vertices fetched by the VF stage. This count is updated for every input vertex as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)
	31:0	<b>IA Vertices Count Report LDW</b> Total number of vertices fetched by the VF stage. This count is updated for every input vertex as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)

## IDLE Messaging Register for Blitter Engine

MSG_IDLE_BCS - IDLE Messaging Register for Blitter Engine				
DWord	Bit	Description		
0	15:6	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	5	<p><b>Flush and Block Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Flush and Block Acknowledgement            1'b0 : Not flushed and blocked &lt;default&gt;            1'b1 : Unit has flushed and blocked its pipeline</p>	Access:	R/W
Access:	R/W			
	4	<p><b>Preparation for Reset Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Go Acknowledgement            1'b0 : Go=0 Ack &lt;default&gt;            1'b1 : Go=1 Ack            Requirement is that when Go=0 request is sent, the agent has to indicate busy before sending the Go=0 acknowledgement. It can only go idle again once Go=1 is received.</p>	Access:	R/W
Access:	R/W			
	3:0	<p><b>Idle Messaging</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Idle Messaging            Bit[3]            Secondary Pipe Clock Gating            1'b0 : Secondary pipe clock must be on &lt;default&gt;            1'b1 : Secondary pipe clock may be gated            Bit[2]            Primary Pipe Clock Gating            1'b0 : Primary pipe clock must be on &lt;default&gt;            1'b1 : Primary pipe clock may be gated</p>	Access:	R/W
Access:	R/W			

## MSG\_IDLE\_BCS - IDLE Messaging Register for Blitter Engine

	<p>Bit[1] C6 Allowed 1'b0 : Do not allow GT to enter C6 &lt;default&gt; 1'b1 : GT may enter C6</p> <p>Bit[0] Idle Indication 1'b0 : Pipe is busy &lt;default&gt; 1'b1 : Pipe is idle</p> <p>** See "Valid Combinations for Idle Messaging" Table</p>
--	--

## IDLE Messaging Register for Media0 Engine

MSG_IDLE_VCS0 - IDLE Messaging Register for Media0 Engine				
DWord	Bit	Description		
0	15:6	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	5	<p><b>Flush and Block Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Flush and Block Acknowledgement            1'b0 : Not flushed and blocked &lt;default&gt;            1'b1 : Unit has flushed and blocked its pipeline</p>	Access:	R/W
Access:	R/W			
	4	<p><b>Preparation for Reset Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Go Acknowledgement            1'b0 : Go=0 Ack &lt;default&gt;            1'b1 : Go=1 Ack            Requirement is that when Go=0 request is sent, the agent has to indicate busy before sending the Go=0 acknowledgement. It can only go idle again once Go=1 is received.</p>	Access:	R/W
Access:	R/W			
	3:0	<p><b>Idle Messaging</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Idle Messaging            Bit[3]            Secondary Pipe Clock Gating            1'b0 : Secondary pipe clock must be on &lt;default&gt;            1'b1 : Secondary pipe clock may be gated            Bit[2]            Primary Pipe Clock Gating            1'b0 : Primary pipe clock must be on &lt;default&gt;            1'b1 : Primary pipe clock may be gated            Bit[1]</p>	Access:	R/W
Access:	R/W			

## MSG\_IDLE\_VCS0 - IDLE Messaging Register for Media0 Engine

	<p>C6 Allowed</p> <p>1'b0 : Do not allow GT to enter C6 &lt;default&gt;</p> <p>1'b1 : GT may enter C6</p> <p>Bit[0]</p> <p>IDLE Indication - Media done</p> <p>1'b0 : Pipe is busy &lt;default&gt;</p> <p>1'b1 : Pipe is idle</p> <p>Refer to bits A024[10:9] for different Media turbo scenarios.</p> <p>** See "Valid Combinations for Idle Messaging" Table</p>
--	--

## IDLE Messaging Register for Media1 Engine

MSG_IDLE_VCS1 - IDLE Messaging Register for Media1 Engine				
DWord	Bit	Description		
0	15:6	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	5	<p><b>Flush and Block Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Flush and Block Acknowledgement            1'b0 : Not flushed and blocked &lt;default&gt;            1'b1 : Unit has flushed and blocked its pipeline</p>	Access:	R/W
Access:	R/W			
	4	<p><b>Preparation for Reset Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Go Acknowledgement            1'b0 : Go=0 Ack &lt;default&gt;            1'b1 : Go=1 Ack            Requirement is that when Go=0 request is sent, the agent has to indicate busy before sending the Go=0 acknowledgement. It can only go idle again once Go=1 is received.</p>	Access:	R/W
Access:	R/W			
	3:0	<p><b>Idle Messaging</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Idle Messaging            Bit[3]            Secondary Pipe Clock Gating            1'b0 : Secondary pipe clock must be on &lt;default&gt;            1'b1 : Secondary pipe clock may be gated            Bit[2]            Primary Pipe Clock Gating            1'b0 : Primary pipe clock must be on &lt;default&gt;            1'b1 : Primary pipe clock may be gated            Bit[1]</p>	Access:	R/W
Access:	R/W			

## MSG\_IDLE\_VCS1 - IDLE Messaging Register for Media1 Engine

		C6 Allowed 1'b0 : Do not allow GT to enter C6 <default> 1'b1 : GT may enter C6 Bit[0] Idle Indication 1'b0 : Pipe is busy <default> 1'b1 : Pipe is idle ** See "Valid Combinations for Idle Messaging" Table
--	--	---

## IDLE Messaging Register for Render Engine

MSG_IDLE_CS - IDLE Messaging Register for Render Engine				
DWord	Bit	Description		
0	31:16	<p><b>Context Save Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When context save is in progress, mask is forced to particular value to save off messages that need to be retained across an RC6 event.</p> <p>Currently for this register, the following fields are context saved and restored for an RC6 event:</p> <ul style="list-style-type: none"> <li>[7] GPGPU_ACTIVE</li> <li>[6] MEDIA_ACTIVE</li> </ul>	Access:	R/W
Access:	R/W			
	15:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	7	<p><b>GPGPU Active Load Indication</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Active Load Indication - bits[7:6] of this register</p> <p>2'b00 : Render load is being executed &lt;default&gt;</p> <p>2'b01 : Media load is being executed</p> <p>2'b10 : GPGPU load is being executed</p> <p>2'b11 : Undefined</p> <p>gpmunit self-clears this bit upon sampling.</p>	Access:	R/W
Access:	R/W			
	6	<p><b>Media Active Load Indication</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Active Load Indication - bits[7:6] of this register</p> <p>2'b00 : Render load is being executed &lt;default&gt;</p> <p>2'b01 : Media load is being executed</p> <p>2'b10 : GPGPU load is being executed</p>	Access:	R/W
Access:	R/W			

## MSG\_IDLE\_CS - IDLE Messaging Register for Render Engine

		2'b11 : Undefined gpmunit self-clears this bit upon sampling.		
5	<b>Flush and Block Acknowledgement</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Flush and Block Acknowledgement 1'b0 : Not flushed and blocked &lt;default&gt; 1'b1 : Unit has flushed and blocked its pipeline</p>	Access:	R/W
Access:	R/W			
4	<b>Preparation for Reset Acknowledgement</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Go Acknowledgement 1'b0 : Go=0 Ack &lt;default&gt; 1'b1 : Go=1 Ack Requirement is that when Go=0 request is sent, the agent has to indicate busy before sending the Go=0 acknowledgement. It can only go idle again once Go=1 is received. Also, Refer to the table in the description for bits A024[10:9]</p>	Access:	R/W
Access:	R/W			
3:0	<b>Idle Messaging</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Idle Messaging Bit[3] Secondary Pipe Clock Gating 1'b0 : Secondary pipe clock must be on &lt;default&gt; 1'b1 : Secondary pipe clock may be gated Bit[2] Primary Pipe Clock Gating 1'b0 : Primary pipe clock must be on &lt;default&gt; 1'b1 : Primary pipe clock may be gated Bit[1] C6 Allowed 1'b0 : Do not allow GT to enter C6 &lt;default&gt; 1'b1 : GT may enter C6 Bit[0] Idle Indication 1'b0 : Pipe is busy &lt;default&gt; 1'b1 : Pipe is idle ** See "Valid Combinations for Idle Messaging" Table Also, Refer to the table in the description for bits A024[10:9]</p>	Access:	R/W
Access:	R/W			

## IDLE Messaging Register for VEBox

MSG_IDLE_VECS - IDLE Messaging Register for VEBox				
DWord	Bit	Description		
0	15:6	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	5	<p><b>Flush and Block Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Flush and Block Acknowledgement            1'b0 : Not flushed and blocked &lt;default&gt;            1'b1 : Unit has flushed and blocked its pipeline</p>	Access:	R/W
Access:	R/W			
	4	<p><b>Preparation for Reset Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Go Acknowledgement            1'b0 : Go=0 Ack &lt;default&gt;            1'b1 : Go=1 Ack            Requirement is that when Go=0 request is sent, the agent has to indicate busy before sending the Go=0 acknowledgement. It can only go idle again once Go=1 is received.</p>	Access:	R/W
Access:	R/W			
	3:0	<p><b>Idle Messaging</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Idle Messaging            Bit[3]            Secondary Pipe Clock Gating            1'b0 : Secondary pipe clock must be on &lt;default&gt;            1'b1 : Secondary pipe clock may be gated            Bit[2]            Primary Pipe Clock Gating            1'b0 : Primary pipe clock must be on &lt;default&gt;            1'b1 : Primary pipe clock may be gated            Bit[1]</p>	Access:	R/W
Access:	R/W			

## MSG\_IDLE\_VECS - IDLE Messaging Register for VEBox

	<p>C6 Allowed</p> <p>1'b0 : Do not allow GT to enter C6 &lt;default&gt;</p> <p>1'b1 : GT may enter C6</p> <p>Bit[0]</p> <p>Idle Indication</p> <p>1'b0 : Pipe is busy &lt;default&gt;</p> <p>1'b1 : Pipe is idle</p> <p>** See "Valid Combinations for Idle Messaging" Table</p>
--	--

## IDLE Messaging Register for Wi-Di

MSG_IDLE_WIN - IDLE Messaging Register for Wi-Di				
DWord	Bit	Description		
0	15:5	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	4	<p><b>Preparation for Reset Acknowledgement</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Go Acknowledgement            1'b0 : Go=0 Ack &lt;default&gt;            1'b1 : Go=1 Ack            Requirement is that when Go=0 request is sent, the agent has to indicate busy before sending the Go=0 acknowledgement. It can only go idle again once Go=1 is received.</p>	Access:	R/W
Access:	R/W			
	3:0	<p><b>Idle Messaging</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Idle Messaging            Bit[3]            Secondary Pipe Clock Gating            1'b0 : Secondary pipe clock must be on &lt;default&gt;            1'b1 : Secondary pipe clock may be gated            Bit[2]            Primary Pipe Clock Gating            1'b0 : Primary pipe clock must be on &lt;default&gt;            1'b1 : Primary pipe clock may be gated            Bit[1]            C6 Allowed            1'b0 : Do not allow GT to enter C6 &lt;default&gt;            1'b1 : GT may enter C6            Bit[0]            Idle Indication            1'b0 : Pipe is busy &lt;default&gt;</p>	Access:	R/W
Access:	R/W			

## MSG\_IDLE\_WIN - IDLE Messaging Register for Wi-Di

		1'b1 : Pipe is idle ** See "Valid Combinations for Idle Messaging" Table
--	--	---

1'b1 : Pipe is idle  
\*\* See "Valid Combinations for Idle Messaging" Table

## Idle Switch Delay

IDLEDLY - Idle Switch Delay							
Register Space:	MMIO: 0/2/0						
Project:	CHV, BSW						
Source:	RenderCS						
Default Value:	0x00000000						
Access:	R/W						
Size (in bits):	32						
Address:	0223Ch						
Address:	1223Ch-1223Fh						
Name:	Idle Switch Delay						
ShortName:	IDLEDLY_VCSUNIT0						
Address:	1A23Ch-1A23Fh						
Name:	Idle Switch Delay						
ShortName:	IDLEDLY_VECSUNIT						
Address:	1C23Ch-1C23Fh						
Name:	Idle Switch Delay						
ShortName:	IDLEDLY_VCSUNIT1						
Address:	2223Ch-2223Fh						
Name:	Idle Switch Delay						
ShortName:	IDLEDLY_BCSUNIT						
The IDLEDLY register contains an Idle Delay field which specifies the minimum number of microseconds allowed for command streamer to wait before a context is switched out leading to IDLE state in Execlist mode, i.e following this context switch there is no active element available in HW to execute. A default value of 0, means that by default, there is no restriction to wait on a context switch leading to IDLE. This register has no significance when Execlists are not enabled.							
DWord	Bit	Description					
0	31:21	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ			
	Format:	MBZ					
20:0	<b>IDLE Delay</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U21</td></tr> <tr> <td colspan="2">Minimum number of micro-seconds allowed</td></tr> </table>	Project:	All	Format:	U21	Minimum number of micro-seconds allowed	
Project:	All						
Format:	U21						
Minimum number of micro-seconds allowed							

## Indirect Context Offset Pointer

INDIRECT_CTX_OFFSET - Indirect Context Offset Pointer		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x000005C0 CHV, BSW	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	021C8h-021CBh	
Name:	Indirect Context Offset Pointer	
ShortName:	INDIRECT_CTX_OFFSET_RCSUNIT	
Address:	121C8h-121CBh	
Name:	Indirect Context Offset Pointer	
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT0	
Address:	1A1C8h-1A1CBh	
Name:	Indirect Context Offset Pointer	
ShortName:	INDIRECT_CTX_OFFSET_VECSUNIT	
Address:	1C1C8h-1C1CBh	
Name:	Indirect Context Offset Pointer	
ShortName:	INDIRECT_CTX_OFFSET_VCSUNIT1	
Address:	221C8h-221CBh	
Name:	Indirect Context Offset Pointer	
ShortName:	INDIRECT_CTX_OFFSET_BCSUNIT	
This register is used to program the offset where commands RCS_INDIRECT_CTX points to will be executed as part of engine context restore.		
Programming Notes		Project
Offset of Indirect CS context must be made programmable only for debug purposes.		
Offset of Indirect CS context must be always programmed to a command boundary and cacheline boundary inside the context image.		
Indirect context pointer itself is restored during context restore and hence Indirect Context Offset must not be programmed with value less than 0x5.		
Must not be programmed to 0x5, 0x6A as these fall on arbitration boundaries.		CHV, BSW
DWord	Bit	Description
0	31:16	Reserved

## INDIRECT\_CTX\_OFFSET - Indirect Context Offset Pointer

	Format:	MBZ
15:6	<b>Offset of Indirect CS Context</b>	
	Format:	U10
<p>This is the cache line offset for the Indirect CS context. This defaults to execute between CS and SVG context. It is not valid to program this to a value that is greater or equal to the starting offset for RS context. If context must be programmed at the end of engine context then program then use BB_PER_CTX_PTR.</p>		
Value	Name	Project
17h	[Default]	CHV, BSW
5:0	<b>Reserved</b>	
	Format:	MBZ

## Indirect Context Pointer

INDIRECT_CTX - Indirect Context Pointer	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Trusted Type:	1
Address:	021C4h-021C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_RCSUNIT
Address:	121C4h-121C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT0
Address:	1A1C4h-1A1C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VECSUNIT
Address:	1C1C4h-1C1C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_VCSUNIT1
Address:	221C4h-221C7h
Name:	Indirect Context Pointer
ShortName:	INDIRECT_CTX_BCSUNIT
<p>This register is used to program the indirect address to be executed between CS and SVG engine context if enabled. This will only get executed due to regular context save/restore and not during power restore. This register is part of the execution list context and will be executed per context. Only supported if execution list is enabled. There is no preempting workloads within this context.</p>	
Programming Notes	
The following commands are not supported within Render CS indirect context:	
Command Name	
MI_WAIT_FOR_EVENT	
MI_SEMAPHORE_SIGNAL	
MI_ARB_CHECK	
MI_RS_CONTROL	
MI_REPORT_HEAD	

## INDIRECT\_CTX - Indirect Context Pointer

MI_URB_ATOMIC_ALLOC
MI_SUSPEND_FLUSH
MI_TOPOLOGY_FILTER
MI_RS_CONTEXT
MI_SET_CONTEXT
MI_URB_CLEAR
MI_SEMAPHORE_WAIT in Memory Poll Mode is not supported. [BXT]: MI_SEMAPHORE_WAIT in register poll mode is supported.
MI_BATCH_BUFFER_START
MI_CONDITIONAL_BATCH_BUFFER_END
MEDIA_OBJECT_WALKER
GPGPU_WALKER
3DPRIMITIVE
3DSTATE_BINDING_TABLE_POINTERS_VS
3DSTATE_BINDING_TABLE_POINTERS_HS
3DSTATE_BINDING_TABLE_POINTERS_DS
3DSTATE_BINDING_TABLE_POINTERS_GS
3DSTATE_BINDING_TABLE_POINTERS_PS
3DSTATE_GATHER_CONSTANT_VS
3DSTATE_GATHER_CONSTANT_GS
3DSTATE_GATHER_CONSTANT_HS
3DSTATE_GATHER_CONSTANT_DS
3DSTATE_GATHER_CONSTANT_PS
3DSTATE_DX9_CONSTANTF_VS
3DSTATE_DX9_CONSTANTF_HS
3DSTATE_DX9_CONSTANTF_DS
3DSTATE_DX9_CONSTANTF_GS
3DSTATE_DX9_CONSTANTF_PS
3DSTATE_DX9_CONSTANTI_VS
3DSTATE_DX9_CONSTANTI_HS
3DSTATE_DX9_CONSTANTI_DS
3DSTATE_DX9_CONSTANTI_GS
3DSTATE_DX9_CONSTANTI_PS
3DSTATE_DX9_CONSTANTB_VS
3DSTATE_DX9_CONSTANTB_HS

## INDIRECT\_CTX - Indirect Context Pointer

3DSTATE_DX9_CONSTANTB_DS
3DSTATE_DX9_CONSTANTB_GS
3DSTATE_DX9_CONSTANTB_PS
3DSTATE_DX9_LOCAL_VALID_VS
3DSTATE_DX9_LOCAL_VALID_DS
3DSTATE_DX9_LOCAL_VALID_HS
3DSTATE_DX9_LOCAL_VALID_GS
3DSTATE_DX9_LOCAL_VALID_PS
3DSTATE_DX9_GENERATE_ACTIVE_VS
3DSTATE_DX9_GENERATE_ACTIVE_HS
3DSTATE_DX9_GENERATE_ACTIVE_DS
3DSTATE_DX9_GENERATE_ACTIVE_GS
3DSTATE_DX9_GENERATE_ACTIVE_PS
3DSTATE_BINDING_TABLE_EDIT_VS
3DSTATE_BINDING_TABLE_EDIT_GS
3DSTATE_BINDING_TABLE_EDIT_HS
3DSTATE_BINDING_TABLE_EDIT_DS
3DSTATE_BINDING_TABLE_EDIT_PS
3DSTATE_CONSTANT_VS
3DSTATE_CONSTANT_GS
3DSTATE_CONSTANT_PS
3DSTATE_CONSTANT_HS
3DSTATE_CONSTANT_DS
MI_BATCH_BUFFER_END

## INDIRECT\_CTX - Indirect Context Pointer

### Workaround

Workaround: [Render CS Only][Execlist Mode of Scheduling]: SW must ensure arbitration is switched off while context restore is in progress for any given context. This is achieved by disabling arbitration by programming MI\_ARB\_ON\_OFF to "Arbitration Disable" in RCS\_INDIRECT\_CTX buffer and by enabling back the arbitration by programming MI\_ARB\_ON\_OFF to "Arbitration Enable" as the last command prior to MI\_BATCH\_END in the BB\_PER\_CTX\_PTR buffer of every context submitted. Note that RCS\_INDIRECT\_CTX\_OFFSET could be set to default value or any other legitimate value as per the programming notes of the register definition. Arbitration disable by programming MI\_ARB\_ON\_OFF (Arbitration Disabled) in RCS\_INDIRECT\_CTX buffer. Arbitration enabled by programming MI\_ARB\_ON\_OFF (Arbitration Enabled) as the last command prior to MI\_BATCH\_BUFFER\_END in BB\_PER\_CTX\_PTR buffer. Additional Note: This WA need not be applied when it is guaranteed for no preemption to occur during execution of GPGPU workload. Preemption of GPGPU workload can be avoided by Bracketing the GPGPU workload with MI\_ARB\_ON\_OFF (Arbitration Disable) and MI\_ARB\_ON\_OFF (Arbitration Enable) command. MI\_ARB\_ON\_OFF is a privileged command and can only be programmed in ring buffer or in privileged batch buffer (batch buffer in GGTT memory). Pending execlist submitted must not trigger preemption of the ongoing GPGPU workload due to following reasons First context of the pending execlist submitted is not the same as the ongoing GPGPU context. Force restore bit set for the submitted pending execlist.

DWord	Bit	Description					
0	31:6	<b>Indirect CS Context Address</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">GraphicsAddress[31:6]</td> </tr> </table> <p>Pointer to the Context in memory to be executed as a batch.</p>	Format:	GraphicsAddress[31:6]			
Format:	GraphicsAddress[31:6]						
5:0	<b>Size of Indirect CS Context</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U6</td> </tr> </table> <p>This is the size of the Indirect Context for CS. This size supports up to 63 cache lines worth of commands where a cache line is 64B. If programmed to zero then the indirect fetch of the CS context is disabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e0e0ff;"> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,63]</td><td></td></tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]	
Format:	U6						
Value	Name						
[0,63]							

## Instruction Parser Mode Register

<b>INSTPM - Instruction Parser Mode Register</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	RenderCS
Default Value:	0x00004080 [CHV:B, CHV:C, CHV:K] 0x00006080 [CHV:A]
Access:	R/W, RO
Size (in bits):	32
Trusted Type:	1
Address:	020C0h
Address:	120C0h-120C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VCSUNIT0
Address:	1A0C0h-1A0C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VECSUNIT
Address:	1C0C0h-1C0C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_VCSUNIT1
Address:	220C0h-220C3h
Name:	Instruction Parser Mode Register
ShortName:	INSTPM_BCSUNIT
The INSTPM register is used to control the operation of the Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, Synchronizing Flush operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions.	
<b>Programming Notes</b>	
<ul style="list-style-type: none"> <li>• If an instruction type is disabled, the parser will read those instructions but not process them.</li> <li>• Error checking will be performed even if the instruction is ignored.</li> <li>• All Reserved bits are implemented.</li> <li>• This Register is saved and restored as part of Context.</li> </ul>	

DWord	Bit	Description	
0	31:16	<b>Mask Bits</b> Format: Mask[15:0]	
		Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.	
	15	<b>Reserved</b>	
		Project:	CHV, BSW
		Access:	RO
		Format:	MBZ
	14	<b>Replay Mode</b>	
		Project:	CHV, BSW
		Format:	U1
		This field controls the granularity of the replay mechanism when coming back into a previously preempted context.	
Value	Name	Description	
1h	Object Level Preemption <b>[Default]</b>	Object Level. Preemption is done on an Object Level Boundary in VF. Objects send down by VF are completely rendered. Pipeline is flushed before switching to the next context. On resubmission of the context VF starts parsing from the object where it got preempted last time.	
0h		Drawcall Level. Pipeline is flushed before switching to the next context. Commands parsed are committed to completing before a context switch.	
<b>Programming Notes</b>			
		This bit must be set to 0 prior to any 3DPRIMITVE using trifan, polygon, lineloop or quadstrip topology.	
		This bit must be set to 0 prior to any 3DPRIMITVE using linestrip_adjacency and 3dstate_GS.enable is set to 1.	
	14:13	<b>Reserved</b>	
		Default Value:	11b
		Project:	CHV, BSW
		Format:	Must Be One
	13	<b>Reserved</b>	
		Project:	CHV, BSW
		Format:	Must Be One
	12	<b>Reserved</b>	
		Project:	CHV, BSW
	11	<b>CLFLUSH Toggle</b>	

DWord	Bit	Description		
		Project:	CHV, BSW	
		Access:	RO	
		Format:	U1	
		This bit changes polarity each time the MI_CLFLUSH command completes. This bit is Read Only.		
	10	<b>Implied Atomic Fences To Write Fences</b>		
		Project:	CHV, BSW	
		Format:	U1	
		If set, all implied atomic fences generated by Render Command Streamer during various operations (Flushes, Context Switch) are converted to regular write fences. Setting this bit will affect data ordering functionality and must be only used in debug mode. When reset HW behaves as expected.		
	9:8	<b>Reserved</b>		
		Project:	CHV, BSW	
		Format:	MBZ	
	7	<b>Force Sync Command Ordering</b>		
		Default Value:	1b	
		Project:	CHV, BSW	
		Format:	Enable	
		By default, driver/OS synchronization commands (MI_STORE_DATA_IMM, for instance) can execute out of order with respect to 3D state and 3D primitive commands. When set, this bit forces ordering of these commands. See section 3.2.2 for a list of these commands.		
	6	<b>CONSTANT_BUFFER Address Offset Disable</b>		
		Project:	CHV, BSW	
		Format:	Disable	
		When this bit is clear, the 3DSTATE_CONSTANT_* Buffers' Starting Address is used as a DynamicStateOffset. That is, it serves as an offset from the Dynamic State Base Address. Accesses will be subject to Dynamic State bounds checking. When this bit is set, the 3DSTATE_CONSTANT_* Buffers' Starting Address is used as a true GraphicsAddress (not an offset). No bounds checking will be performed during access.		
	5	<b>Reserved</b>		
		Project:	CHV, BSW	
		Format:	MBZ	
	4	<b>Reserved</b>		
		Project:	CHV, BSW	

DWord	Bit	Description				
	3	<p><b>Media Instruction Disable</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>This bit instructs the Renderer instruction parser to parse and error-check Media instructions, but not execute them. Format = Disable</p>	Project:	CHV, BSW	Format:	U1
Project:	CHV, BSW					
Format:	U1					
	2	<p><b>3D Rendering Instruction Disable</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>This bit instructs the Renderer instruction parser to parse and error-check 3D Rendering instructions, but not execute them. This bit must always be set by software if 3D State Instruction Disable is set. Setting this bit without setting 3D State Instruction Disable is allowed. Format = Disable</p>	Project:	CHV, BSW	Format:	U1
Project:	CHV, BSW					
Format:	U1					
	1	<p><b>3D State Instruction Disable</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Disable</td></tr> </table>	Project:	CHV, BSW	Format:	Disable
Project:	CHV, BSW					
Format:	Disable					
	0	<p><b>Texture Palette Load Instruction Disable</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>This bit instructs the Renderer instruction parser to parse and error-check Texture Palette Load instructions, but not execute them. Format = Disable</p>	Project:	CHV, BSW	Format:	U1
Project:	CHV, BSW					
Format:	U1					

## Internal GAM State

INTSTATE - Internal GAM State		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	040C0h	
DWord	Bit	Description
0	31:0	<b>Reserved</b>

## INTERRUPT LINE

INTRILINE - INTERRUPT LINE				
DWord	Bit	Description		
0	15:8	<b>INTERRUPT_PIN</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>01h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>IPIN: Value indicates which interrupt pin this device uses. 01h: INTA</p>	Default Value:	01h
Default Value:	01h			
Access:	RO			
	7:0	<b>INTRILINE</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>ILIN: BIOS written value to communicate interrupt line routing information to the device driver. Used to communicate interrupt line routing information. POST software writes the routing information into this register as it initializes and configures the system. The value in this register indicates to which input of the system interrupt controller the device's interrupt pin is connected.</p>	Default Value:	00h
Default Value:	00h			
Access:	R/W			

## Interrupt Mask Register

IMR - Interrupt Mask Register																	
Register Space:	MMIO: 0/2/0																
Project:	CHV, BSW																
Source:	RenderCS																
Default Value:	0xFFFFFFFF																
Access:	R/W, RO																
Size (in bits):	32																
Address:	020A8h																
Address:	120A8h-120ABh																
Name:	Interrupt Mask Register																
ShortName:	IMR_VCSUNIT0																
Address:	1A0A8h-1A0ABh																
Name:	Interrupt Mask Register																
ShortName:	IMR_VECSUNIT																
Address:	1C0A8h-1C0ABh																
Name:	Interrupt Mask Register																
ShortName:	IMR_VCSUNIT1																
Address:	220A8h-220ABh																
Name:	Interrupt Mask Register																
ShortName:	IMR_BCSUNIT																
The IMR register is used by software to control which Interrupt Status Register bits are masked or unmasked. Unmasked bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. Masked bits will not be reported in the IIR and therefore cannot generate CPU interrupts.																	
DWord	Bit	Description															
0	31:0	<p><b>Interrupt Mask Bits</b></p> <table border="1"> <tr> <td>Format:</td><td>InterruptMask[32]</td><td>Refer to the Interrupt Control Register section for bit definitions.</td></tr> </table> <p>This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR. Reserved bits in the Interrupt Control Register are RO.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>FFFF FFFFh</td><td>[Default]</td><td></td></tr> <tr> <td>0h</td><td>Not Masked</td><td>Will be reported in the IIR</td></tr> <tr> <td>1h</td><td>Masked</td><td>Will not be reported in the IIR</td></tr> </tbody> </table>	Format:	InterruptMask[32]	Refer to the Interrupt Control Register section for bit definitions.	Value	Name	Description	FFFF FFFFh	[Default]		0h	Not Masked	Will be reported in the IIR	1h	Masked	Will not be reported in the IIR
Format:	InterruptMask[32]	Refer to the Interrupt Control Register section for bit definitions.															
Value	Name	Description															
FFFF FFFFh	[Default]																
0h	Not Masked	Will be reported in the IIR															
1h	Masked	Will not be reported in the IIR															

## IOBAR

IOBAR - IOBAR						
Register Space: PCI: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000001 Size (in bits): 32						
Address: 00020h						
I/O Base Address. This is used only by SBIOS. This register is the base address for the MMIO_INDEX and MMIO_DATA registers.						
This register provides the Base offset of the I/O registers within Device #2. Access to the 8Bs of IO space is allowed in PM state D0 when IO Enable (PCICMD bit 0) set. Access is disallowed : <ul style="list-style-type: none"> <li>* in PM states D1-D3 or</li> <li>* if IO Enable is clear or</li> <li>* if Device #2 is turned off or</li> <li>* if Internal graphics is disabled thru the fuse or fuse override mechanisms.</li> </ul> Note that access to this IO BAR is independent of VGA functionality within Device #2.           If accesses to this IO bar is allowed then the GMCH claims all 8, 16 or 32 bit IO cycles from the CPU that falls within the 8B claimed.						
DWord	Bit	Description				
0	31:16	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Reserved	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
15:6	<b>BASE_ADDRESS</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> BA: Set by the OS, these bits correspond to address signals [15:6]. IOBAR is to be used for both GTLC register programming and GTT table programming. This is an indirect access method.	Default Value:	0000h	Access:	R/W	
Default Value:	0000h					
Access:	R/W					
5:1	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td><td>0h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0h	Access:	RO	
Default Value:	0h					
Access:	RO					
0	<b>RESOURCE_TYPE_RTE</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Indicates a request for I/O space	Default Value:	1b	Access:	RO	
Default Value:	1b					
Access:	RO					

## L3 Bank Status

L3STAT - L3 Bank Status						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0B128h						
L3 Status register						
DWord	Bit	Description				
0	31	<p><b>L3 Fill Access Status bit</b></p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This register is Hardware Set and Clear.  Set condition: set when the first command is seen on LTCC-LTCD interface.  Reset condition: reset when the first Pipeline Flush command is seen on the LTCC-LTCD interface.  Reset condition: This Flag will be reset only if we have atleast 1 modified line in the cache written by DC client.</p>	Access:	RO		
Access:	RO					
	30:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Project:	CHV, BSW	Access:	RO
Project:	CHV, BSW					
Access:	RO					

## L3CD Error Status register 1

L3CDERRST - L3CD Error Status register 1						
DWord	Bit	Description				
0	31:25	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO		
Access:	RO					
	24	<p><b>Double bit ECC error detected</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> </table> <p>Indicates if bank detected a double bit ECC error. When ltcd_lbcf_ecc_2bit_err_valid is set.</p>	Default Value:	0b	Access:	R/W One Clear
Default Value:	0b					
Access:	R/W One Clear					
	23:14	<p><b>Parity row address error</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> </table> <p>Data array address which has parity B1. Report the data array address which has the Error. ltcd_lbcf_parity_err_rownum[9:0].Once set by HW, it can be cleared only by MMIO Write of 1 to this register bit 13. Driver needs to write 1 to clear this bit.</p>	Default Value:	0000000000b	Access:	R/W One Clear
Default Value:	0000000000b					
Access:	R/W One Clear					
	13	<p><b>Parity Error Valid</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> </table> <p>Parity Error valid. Report the Parity Error. ltcd_lbcf_parity_err_valid. Once set by HW, it can be cleared only by MMIO Write of 1 to this register bit 13. Driver needs to write 1 to clear this bit. when ltcd_lbcf_parity_err_valid is asserted, lbcf generates interrupt to ltiseqlsl_lbcf_ltiseqlsl_parity_intr.</p>	Access:	R/W One Clear		
Access:	R/W One Clear					
	12:11	<p><b>Parity error bank number</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> </table> <p>bank number which has parity error. Report the bank no. which has the Error. ltcd_lbcf_parity_err_banknum[1:0].Once set by HW, it can be cleared only by MMIO Write of 1 to this register bit 13. Driver needs to write 1 to clear this bit.</p>	Access:	R/W One Clear		
Access:	R/W One Clear					

## L3CDERRST - L3CD Error Status register 1

	10:8	<b>Parity Error sub-bank no</b>	
		Access:	R/W One Clear
Parity Error in sub bank: ltcd0_lbcf_parity_err_subbanknum[2:0].Once set by HW, it can be cleared only by MMIO Write of 1 to this register bit 13. Driver needs to write 1 to clear this bit.			
	7	<b>Parity report enable</b>	
		Default Value:	1b
		Access:	R/W
Parity report enable (LCPRTYRPTEN): lbcf_csr_lc_parity_report_en. This is the parity reporting enable, by default it is enabled. When enabled parity is reported by ltcd to sarb. When disabled by driver, ltcd should not send out any parity error to SARB. Driver needs to write 1 to clear this bit.			
	6:0	<b>Reserved</b>	
		Access:	RO

## L3 Control Register

L3CNTLREG - L3 Control Register																																			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 CHV, BSW Access: R/W Size (in bits): 32																																			
Address: 07034h																																			
<b>Programming Notes</b>																																			
The L3 allocation programming should assign all ways of the cache with no left over ways. Refer to L3 section for the recommended settings.																																			
Any L3 configuration change that reduces the data cache allocation when strong IA coherency is used requires the full flush of L3 prior to the programming update. An explicit or implicit flush of L3 (DC Flush) through the command streamer doesn't result in flushing/invalidating the IA Coherent lines from L3. However this can be achieved by setting the "Pipe line flush Coherent lines" control bit in the "L3SQCREG4" register.																																			
SLM comes up in an in-consistent state post reconfiguration and must be initialized by the driver for proper parity generation																																			
DWord	Bit	Description																																	
0	31:25	<b>All L3 Client Pool</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Number of ways allocated for the all client pool. This is a combined pool for all clients.</td></tr> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> <tr> <td>30h</td><td>[Default]</td><td>CHV, BSW</td></tr> <tr> <th colspan="3"> <b>Programming Notes</b> </th></tr> <tr> <td colspan="3">           When this field is non-zero, <b>DC Way Assignment</b> and <b>Read Only Client Pool</b> should be 0KB. Odd number values are not allowed. <b>Please refer to L3 Section with Allocation and Programming for recommended settings.</b> </td></tr> <td data-kind="ghost"></td><td data-kind="ghost"></td><td> <b>DC Way Assignment</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Number of ways allocated for DC. Note this allocation is only for DC data types.</td></tr> <tr> <th colspan="3"> <b>Programming Notes</b> </th></tr> <tr> <td colspan="3">           Note: This field must be 0KB if All L3 Client Pool is non-zero. Odd number values are not allowed. <b>Please refer to L3 HAS for valid programming values</b> </td></tr> </table></td></table>	Project:	All	Access:	R/W	Number of ways allocated for the all client pool. This is a combined pool for all clients.		Value	Name	Project	30h	[Default]	CHV, BSW	<b>Programming Notes</b>			When this field is non-zero, <b>DC Way Assignment</b> and <b>Read Only Client Pool</b> should be 0KB. Odd number values are not allowed. <b>Please refer to L3 Section with Allocation and Programming for recommended settings.</b>					<b>DC Way Assignment</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Number of ways allocated for DC. Note this allocation is only for DC data types.</td></tr> <tr> <th colspan="3"> <b>Programming Notes</b> </th></tr> <tr> <td colspan="3">           Note: This field must be 0KB if All L3 Client Pool is non-zero. Odd number values are not allowed. <b>Please refer to L3 HAS for valid programming values</b> </td></tr> </table>	Project:	All	Access:	R/W	Number of ways allocated for DC. Note this allocation is only for DC data types.		<b>Programming Notes</b>			Note: This field must be 0KB if All L3 Client Pool is non-zero. Odd number values are not allowed. <b>Please refer to L3 HAS for valid programming values</b>		
Project:	All																																		
Access:	R/W																																		
Number of ways allocated for the all client pool. This is a combined pool for all clients.																																			
Value	Name	Project																																	
30h	[Default]	CHV, BSW																																	
<b>Programming Notes</b>																																			
When this field is non-zero, <b>DC Way Assignment</b> and <b>Read Only Client Pool</b> should be 0KB. Odd number values are not allowed. <b>Please refer to L3 Section with Allocation and Programming for recommended settings.</b>																																			
Project:	All																																		
Access:	R/W																																		
Number of ways allocated for DC. Note this allocation is only for DC data types.																																			
<b>Programming Notes</b>																																			
Note: This field must be 0KB if All L3 Client Pool is non-zero. Odd number values are not allowed. <b>Please refer to L3 HAS for valid programming values</b>																																			

## L3CNTLREG - L3 Control Register

	17:11	<b>Read Only Client Pool</b>												
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Number of ways allocated for Read Only L3 clients. This is a combined pool for all Read Only clients.</p>	Project:	All	Access:	R/W								
Project:	All													
Access:	R/W													
		<b>Programming Notes</b>												
		Note: This field must be 0KB if All L3 Client Pool is non-zero. Odd number values are not allowed. <b>Please refer to L3 HAS for valid programming values</b>												
	10	<b>Reserved</b>												
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>PBC</td></tr> </table>	Access:	R/W	Format:	PBC								
Access:	R/W													
Format:	PBC													
	9	<b>Error Detection Behavior Control</b>												
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>The L3 error detection can be enabled to hang the GPU on a non-recoverable error due to SER type events. Such option will be used when corresponding context has data consistency requirements. Once error detection is enabled, s/w has to initialize URB or SLM to all 0's (based on usage model) prior to execution of the workload. Initialization is required to clean up the error detection logic and syndrome tracking.</p>	Project:	CHV, BSW	Access:	R/W	Format:	Enable						
Project:	CHV, BSW													
Access:	R/W													
Format:	Enable													
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td>RTL does not hang on parity errors or double bit error</td><td>CHV, BSW</td></tr> <tr> <td>1h</td><td></td><td>RTL enforces a hang on parity errors or double bit error</td><td>CHV, BSW</td></tr> </tbody> </table>	Value	Name	Description	Project	0h	[Default]	RTL does not hang on parity errors or double bit error	CHV, BSW	1h		RTL enforces a hang on parity errors or double bit error	CHV, BSW
Value	Name	Description	Project											
0h	[Default]	RTL does not hang on parity errors or double bit error	CHV, BSW											
1h		RTL enforces a hang on parity errors or double bit error	CHV, BSW											
	8	<b>GPGPU L3 Credit Mode Enable</b>												
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This bit is required to be enabled under GPGPU workloads to provide the MAX latency coverage from L3 cache. It will override the registers 0xB100[18:14] and 0xB100[23:19], to 0 and the maximum value respectively.</p>	Project:	All	Access:	R/W	Format:	Enable						
Project:	All													
Access:	R/W													
Format:	Enable													
	7:1	<b>URB Allocation</b>												
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Number of ways allocated for URB usage</p>	Project:	All	Access:	R/W								
Project:	All													
Access:	R/W													
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>30h</td><td>[Default]</td><td>CHV, BSW</td></tr> </tbody> </table>	Value	Name	Project	30h	[Default]	CHV, BSW						
Value	Name	Project												
30h	[Default]	CHV, BSW												
		<b>Programming Notes</b>												
		Odd number values are not allowed. <b>Please refer to L3 HAS for valid programming values</b>												

**L3CNTLREG - L3 Control Register**

	0	<b>SLM Mode Enable</b>	
		Project:	All
		Access:	R/W
		Format:	Enable
When enabled, a 64KB (per bank) region of L3 is reserved for SLM.			

## L3 Control Register1

L3CNTLREG1 - L3 Control Register1														
DWord	Bit	Description												
0	31:28	<p><b>Data Fifo Depth Control</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Data Fifo Depth Control (TS mode).</td> </tr> <tr> <td colspan="2">Value cannot be zero for normal operation. lbcf_csr_lc_datafifo_depth[3:0].</td> </tr> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> <tr> <td>1000b</td><td>[Default]</td><td>CHV, BSW</td></tr> </table>	Access:	R/W	Data Fifo Depth Control (TS mode).		Value cannot be zero for normal operation. lbcf_csr_lc_datafifo_depth[3:0].		Value	Name	Project	1000b	[Default]	CHV, BSW
Access:	R/W													
Data Fifo Depth Control (TS mode).														
Value cannot be zero for normal operation. lbcf_csr_lc_datafifo_depth[3:0].														
Value	Name	Project												
1000b	[Default]	CHV, BSW												
	27:24	<p><b>Data Clock off time</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1100b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Data Clock off time (DATACLKOFF): Data Clock off time - Data block is shut off after these many number of clocks programmed in this register bits. lbcf_csr_lc_dataclkoff_time[3:0].Min value to be 4'h0100. It should be between 4'h4 : 4'hf.</td> </tr> </table>	Default Value:	1100b	Access:	R/W	Data Clock off time (DATACLKOFF): Data Clock off time - Data block is shut off after these many number of clocks programmed in this register bits. lbcf_csr_lc_dataclkoff_time[3:0].Min value to be 4'h0100. It should be between 4'h4 : 4'hf.							
Default Value:	1100b													
Access:	R/W													
Data Clock off time (DATACLKOFF): Data Clock off time - Data block is shut off after these many number of clocks programmed in this register bits. lbcf_csr_lc_dataclkoff_time[3:0].Min value to be 4'h0100. It should be between 4'h4 : 4'hf.														
	23:20	<p><b>TAG CLK OFF TIME</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0100b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0100b	Access:	R/W								
Default Value:	0100b													
Access:	R/W													
	19	<p><b>L3 Aging Disable Bit</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">L3 Aging Disable Bit (L3AGDIS): Aging Disable. lbcf_csr_lc_agingdis.</td> </tr> </table>	Default Value:	0b	Access:	R/W	L3 Aging Disable Bit (L3AGDIS): Aging Disable. lbcf_csr_lc_agingdis.							
Default Value:	0b													
Access:	R/W													
L3 Aging Disable Bit (L3AGDIS): Aging Disable. lbcf_csr_lc_agingdis.														
	18:15	<p><b>Fill aging</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1111b</td> </tr> </table>	Default Value:	1111b										
Default Value:	1111b													

## L3CNTLREG1 - L3 Control Register1

		Access:	R/W
Fill aging (L3AGF): Aging Counter for Fill. <code>lbcf_csr_lc_fill_aging_cnt[3:0]</code> . If bit B103.19 is 0 then this register value has to be nonzero.			
14:11	<b>Aging Counter for Read 1 Port</b>	Default Value:	1111b
		Access:	R/W
Aging Counter for Read 1 Port (L3AGR1): Aging Counter for Read 1 Port. <code>lbcf_csr_lc_r1_aging_cnt[3:0]</code> . If bit B103.19 is 0 then this register value has to be nonzero.			
10:7	<b>L3 Aging Counter for R0</b>	Default Value:	1111b
		Access:	R/W
L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. <code>lbcf_csr_lc_r0_aging_cnt[3:0]</code> . If bit B103.19 is 0 then this register value has to be nonzero.			
6:0	<b>Reserved</b>	Default Value:	000000b
		Project:	CHV, BSW
		Access:	RO
Reserved.			

## L3 LRA 0

L3_LRA_0 - L3 LRA 0						
DWord	Bit	Description				
0	31:30	<b>L3</b> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Which LRA should L3 use.</p>	Default Value:	00b	Access:	R/W
Default Value:	00b					
Access:	R/W					
<b>L3 LRA1 Min</b> <table border="1"> <tr> <td>Default Value:</td> <td>0011100000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Minimum value of programmable LRA1.</p>	Default Value:	0011100000b	Access:	R/W		
Default Value:	0011100000b					
Access:	R/W					
19:10	<b>L3 LRA0 Max</b> <table border="1"> <tr> <td>Default Value:</td> <td>0011011111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Maximum value of programmable LRA0.</p>	Default Value:	0011011111b	Access:	R/W	
Default Value:	0011011111b					
Access:	R/W					
<b>L3 LRA0 Min</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Minimum value of programmable LRA0.</p>	Default Value:	0000000000b	Access:	R/W		
Default Value:	0000000000b					
Access:	R/W					

## L3 LRA 0 GPGPU

L3_LRA_0_GPGPU - L3 LRA 0 GPGPU								
DWord	Bit	Description						
0	31:30	<b>L3 GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Which LRA should L3 use.</td></tr> </table>	Default Value:	00b	Access:	R/W	Which LRA should L3 use.	
Default Value:	00b							
Access:	R/W							
Which LRA should L3 use.								
29:20	<b>L3 LRA1 Min GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>0001000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Minimum value of programmable LRA1.</td></tr> </table>	Default Value:	0001000000b	Access:	R/W	Minimum value of programmable LRA1.		
Default Value:	0001000000b							
Access:	R/W							
Minimum value of programmable LRA1.								
19:10	<b>L3 LRA0 Max GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>0000111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Maximum value of programmable LRA0.</td></tr> </table>	Default Value:	0000111111b	Access:	R/W	Maximum value of programmable LRA0.		
Default Value:	0000111111b							
Access:	R/W							
Maximum value of programmable LRA0.								
9:0	<b>L3 LRA0 Min GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Minimum value of programmable LRA0.</td></tr> </table>	Default Value:	0000000000b	Access:	R/W	Minimum value of programmable LRA0.		
Default Value:	0000000000b							
Access:	R/W							
Minimum value of programmable LRA0.								

## L3 LRA 1

L3_LRA_1 - L3 LRA 1		
DWord	Bit	Description
0	31:30	<b>DC</b> Default Value: 01b Access: R/W Which LRA should DC use.
		<b>L3 LRA2 Max</b> Default Value: 1001111111b Access: R/W Maximum value of programmable LRA2.
	19:10	<b>L3 LRA2 Min</b> Default Value: 0111000000b Access: R/W Minimum value of programmable LRA2.
		<b>L3 LRA1 Max</b> Default Value: 0110111111b Access: R/W Maximum value of programmable LRA1.

## L3 LRA 1 GPGPU

L3_LRA_1_GPGPU - L3 LRA 1 GPGPU						
DWord	Bit	Description				
0	31:30	<b>DC GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>01b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should DC use.</p>	Default Value:	01b	Access:	R/W
Default Value:	01b					
Access:	R/W					
29:20	<b>L3 LRA2 Max GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>0111111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA2.</p>	Default Value:	0111111111b	Access:	R/W	
Default Value:	0111111111b					
Access:	R/W					
19:10	<b>L3 LRA2 Min GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>0110110000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA2.</p>	Default Value:	0110110000b	Access:	R/W	
Default Value:	0110110000b					
Access:	R/W					
9:0	<b>L3 LRA1 Max GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>0110101111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA1.</p>	Default Value:	0110101111b	Access:	R/W	
Default Value:	0110101111b					
Access:	R/W					

## L3 LRA 2

<b>L3_LRA_2 - L3 LRA 2</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000002				
Size (in bits): 32				
Exists If: Device[Platform] == 'Client'				
Address: 04A18h				
DWord	Bit	Description		
0	31:2	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	1:0	<b>Texture</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should Texture use.</p>	Default Value:	10b
Default Value:	10b			
Access:	R/W			

## L3 LRA 2 GPGPU

L3_LRA_2_GPGPU - L3 LRA 2 GPGPU					
Register Space: MMIO: 0/2/0					
Project: CHV, BSW					
Source: PRM					
Default Value: 0x00000002					
Size (in bits): 32					
Address: 04DD8h					
DWord	Bit	Description			
0	31:2	<b>Reserved</b>			
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b	Access:
Default Value:	00000000000000000000000000000000b				
Access:	RO				
1:0	<b>Texture GPGPU</b> <table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should Texture use.</p>	Default Value:	10b	Access:	R/W
Default Value:	10b				
Access:	R/W				

## L3 LRA 0 3D

L3_LRA_0_3D - L3 LRA 0 3D						
DWord	Bit	Description				
0	31:30	<p><b>L3 3D</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Which LRA should L3 use.</p>	Default Value:	00b	Access:	R/W
Default Value:	00b					
Access:	R/W					
29:20	<p><b>L3 LRA1 Min 3D</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0001000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Minimum value of programmable LRA1.</p>	Default Value:	0001000000b	Access:	R/W	
Default Value:	0001000000b					
Access:	R/W					
19:10	<p><b>L3 LRA0 Max 3D</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000111111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Maximum value of programmable LRA0.</p>	Default Value:	0000111111b	Access:	R/W	
Default Value:	0000111111b					
Access:	R/W					
9:0	<p><b>L3 LRA0 Min 3D</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Minimum value of programmable LRA0.</p>	Default Value:	0000000000b	Access:	R/W	
Default Value:	0000000000b					
Access:	R/W					

## L3 LRA 1 3D

L3_LRA_1_3D - L3 LRA 1 3D									
DWord	Bit	Description							
0	31:30	<p><b>DC 3D</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Which LRA should DC use.</p>	Default Value:	01b	Access:	R/W			
Default Value:	01b								
Access:	R/W								
29:20	<p><b>L3 LRA2 Max 3D</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Maximum value of programmable LRA2.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>011111111b</td> <td>[Default]</td> <td>CHV, BSW</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Project	011111111b	[Default]	CHV, BSW
Access:	R/W								
Value	Name	Project							
011111111b	[Default]	CHV, BSW							
19:10	<p><b>L3 LRA2 Min 3D</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0010010000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Minimum value of programmable LRA2.</p>	Default Value:	0010010000b	Access:	R/W				
Default Value:	0010010000b								
Access:	R/W								
9:0	<p><b>L3 LRA1 Max 3D</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0010001111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Maximum value of programmable LRA1.</p>	Default Value:	0010001111b	Access:	R/W				
Default Value:	0010001111b								
Access:	R/W								

## L3 LRA 2 3D

<b>L3_LRA_2_3D - L3 LRA 2 3D</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW, :GT2:B	
Source:	PRM	
Default Value:	0x00000002	
Size (in bits):	32	
Address:	04A18h	
DWord	Bit	Description
0	31:2	<b>Reserved</b>
		Default Value: 00000000000000000000000000000000b Access: RO
	1:0	<b>Texture 3D</b>
		Default Value: 10b Access: R/W Which LRA should Texture use.

## L3 Messaging Register

MSG_L3_LPFC - L3 Messaging Register				
DWord	Bit	Description		
0	15:2	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
1	<p><b>Acknowledge that L3 Unblock Completed</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Acknowledge that L3 Unblock Completed            1'b0 : L3 unblock not complete yet (default)            1'b1 : L3 unblock has completed            gpmunit self-clears this bit upon sampling.</p>	Access:	R/W	
Access:	R/W			
0	<p><b>Acknowledge that L3 Flush and Block Completed</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Acknowledge that L3 Flush and Block Completed            1'b0 : L3 flush and block not complete yet (default)            1'b1 : L3 flush and block has completed            gpmunit self-clears this bit upon sampling.</p>	Access:	R/W	
Access:	R/W			

## L3 SLM Register

L3SLMREG - L3 SLM Register						
DWord	Bit	Description				
0	31	<p><b>Disable Periodic SLM/SQ slot allocation</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Disable Periodic SLM/SQ slot allocation: When cfg_lslm_livelock_fairarb_dis=1 lslm unit always has the higher priority and lslm_lsqc_block to lsqcunit is asserted as long as there are requests in SLM FIFO. lbcf_csr_lslm_livelock_fairarb_dis.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	30:26	<p><b>LSLM_SQ_PENDING_MAX</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>10000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>If lslmunit has read data to be sent to lcbrunit this cfg register specifies the maximum number of clocks for which LSLMunit can block SQ request from being sent o lcbrunit. Default value = 8. Value cannot be zero. lbcf_csr_lslm_sqpend_max[4:0].</p>	Default Value:	10000b	Access:	R/W
Default Value:	10000b					
Access:	R/W					
	25	<p><b>LSLM address disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p><b>Description</b></p> <p>0 - Enable b2b addr matching fix. lslmunit should not block the cycle in fifo if there is a match in the pipeline. 1 - Disable b2b addr matching fix. lslmunit should block the cycle in fifo if there is a match in the pipeline. lbcf_csr_lslm_same_addr_dis. Default = 0. Set this bit to 1'b1 to workaround Atomic b2b bug on SLM for CHV, BSW A-step only.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	24:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO		
Access:	RO					

## L3 SQC register 4

L3SQCREG4 - L3 SQC register 4						
DWord	Bit	Description				
0	31	<b>Reserved</b>				
	30	<b>L3SQ URB Read CAM Match Disable</b> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3SQ URB Read CAM Match Disable (SQRURBRDCAMDIS):  Disables the L3SQ Cam Match ability for URB Reads. By disabling, this allows a performance mode where URB reads are not dependent upon one another but only on any previous URB writes to the same address. This allows many URB reads to the same cacheline at any given time instead of serializing the requests.  1 = URB Read CAM matching is disabled; multiple URB reads to the same cacheline are allowed to be concurrent (default).  0 = URB Read CAM matching is enabled; multiple URB reads to the same cacheline are serialized.  lbcf_csr_lsqc_urbrdcam_dis.</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	29:28	<b>Traffic regulation in LSQC for URB lookup traffic</b> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Traffic regulation in LSQC for URB lookup traffic (URB lookups are issued to ltcc these many clocks apart).  00b - Continuous.  01b - 4 clocks apart.  10b - 8 clocks apart.  11b - 16 clocks apart.  lbcf_lsqc_urb_traffic.</p>	Default Value:	00b	Access:	R/W
Default Value:	00b					
Access:	R/W					
	27	<b>LQSC RO PERF DIS</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Default: 0.  when set, RO performance mode is disabled and all Reads proceed only after Parent recycles.  lbcf_csr_lsqc_roperf_dis.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## L3SQCREG4 - L3 SQC register 4

	26	<b>Order Cam Snp Reject</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Default: 0. when set, all slots resulting in matches to.snp addr result in snprsp as REJECT instead of MISS. lbcf_csr_lsqc_ordercam_snpreject.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	25	<b>LQSC RW PERF DIS</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Default: 0. 0: Performance mode is enabled. when set, Rd to RW performance mode is disabled and all cycles proceed only after Parent recycles. lbcf_csr_lsqc_rwperf_dis.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	24	<b>LSQC read rtrn local crdt pre-consume disable</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - Default, LSQD consumes the LNE local slicecredit when read return pending. 1 - LSQD consumes read rtrn credit in the clock it is ready to send read return data. lbcf_csr_lsqd_rdtrn_prcrdt_dis.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	23	<b>LSQC Mem Write sqcam HITM response disable</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 - Default. 1 - This disables any Memory Write from cache with HitM tag response to respond for SQCAMs. lbcf_csr_lsqc_sqcam_l3tagrsphitm_dis.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	22	<b>Non-IA coherent atomics enable</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0: Atomics in GTI. 1: Atomics in L3 (non-IA atomic) (default). lbcf_csr_lsqc_glblatmcs_l3. Value of this bit should be same as LNCF register bit 0xb008[0].Value of this bit should be same as LBCF register bit 0xb11c[8].</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					

## L3SQCREG4 - L3 SQC register 4

	21	<b>Pipe line flush Coherent lines</b>
		Default Value: 0b
		Project: CHV, BSW
		Access: R/W
1: Treat pipeline flush as invalidating even coherent lines along with non coherent lines . 0: Flush invalidates non coherent lines only. lbcf_csr_lsqc_pipeflush_coh.		
	20:0	<b>Reserved</b>
		Project: CHV, BSW
		Access: RO

## L3 SQC registers 1

L3SQCREG1 - L3 SQC registers 1						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00810000 CHV, BSW					
Size (in bits):	32					
Address:	0B100h					
DWord	Bit	Description				
0	31:24	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved.</td> </tr> </table>	Access:	RO	Reserved.	
	Access:	RO				
Reserved.						
23:19	<p><b>L3SQ General Priority Credit Initialization</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p><b>Description</b></p> <p>L3SQ General Priority Credit Initialization (SQGPCI):  Number of general and high priority credits that SQ presents to L3 Arbiter blocks. This inherently also determines the depth of the SQ; reduce the number of credits and SQ uses fewer slots.  Any value not listed here is considered Reserved.  Gen priority credits is always greater than high priority credits.  When this register is programmed through KMD, the crclk DOP clk gating should be disabled before the programming and be enabled ~100 clocks after the programming is done.  Value  # General Credits  00000b  0  00001b  2  00010b  4  00011b  6  00100b  8  00101b  10  00110b  12  00111b</p>	Project:	CHV, BSW	Access:	R/W	
Project:	CHV, BSW					
Access:	R/W					

## L3SQCREG1 - L3 SQC registers 1

		<p>14 01000b 16 01001b 18 01010b 20 01011b 22 01100b 24 (default) 01101b 26 01110b 28 01111b 30 10000b 32 Other values are not possible. Need to go up to 32 credits. <u>lbcf_csr_lsqc_gen_credit_init[4:0]</u>.</p> <p>34 10010 36 10011 38 10100 40 Other values are not possible. ^M need to go upto 40 credits</p>						
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>10000b</td><td>[Default]</td><td>CHV, BSW</td></tr> </tbody> </table>	Value	Name	Project	10000b	[Default]	CHV, BSW
Value	Name	Project						
10000b	[Default]	CHV, BSW						
18:14	<b>L3SQ High Priority Credit Initialization</b> <table border="1"> <tr> <td>Default Value:</td><td>00100b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3SQ High Priority Credit Initialization (SQHPCI):      Number of general and high priority credits that SQ presents to L3 Arbiter blocks. This inherently also determines the depth of the SQ; reduce the number of credits and SQ uses fewer slots.      Any value not listed here is considered Reserved.      gen priority credits is always greater than high priority credits.</p>		Default Value:	00100b	Project:	CHV, BSW	Access:	R/W
Default Value:	00100b							
Project:	CHV, BSW							
Access:	R/W							

## L3SQCREG1 - L3 SQC registers 1

		<p>When this register is programmed through KMD, the crclk DOP clk gating should be disabled before the programming and be enabled ~100 clocks after the programming is done.</p> <p>Value</p> <table> <tbody> <tr><td># High Pri Credits</td></tr> <tr><td>00000b</td></tr> <tr><td>0</td></tr> <tr><td>00001b</td></tr> <tr><td>2</td></tr> <tr><td>00010b</td></tr> <tr><td>4</td></tr> <tr><td>00011b</td></tr> <tr><td>6</td></tr> <tr><td>00100b</td></tr> <tr><td>8 (default)</td></tr> <tr><td>00101b</td></tr> <tr><td>10</td></tr> <tr><td>00110b</td></tr> <tr><td>12</td></tr> <tr><td>00111b</td></tr> <tr><td>14</td></tr> <tr><td>01000b</td></tr> <tr><td>16</td></tr> <tr><td>01001b</td></tr> <tr><td>18</td></tr> <tr><td>01010b</td></tr> <tr><td>20</td></tr> <tr><td>01011b</td></tr> <tr><td>22</td></tr> <tr><td>01100b</td></tr> <tr><td>24</td></tr> <tr><td>01101b</td></tr> <tr><td>26</td></tr> <tr><td>01110b</td></tr> <tr><td>28</td></tr> <tr><td>01111b</td></tr> <tr><td>30</td></tr> <tr><td>10000b</td></tr> <tr><td>32</td></tr> </tbody> </table> <p>Other values are not possible.  lbcf_csr_lsqc_hp_credit_init[4:0].lbcf_csr_lsqc_hp_credit_init[4:0] ++  lbcf_csr_lsqc_gen_credit_init[4:0] should always be less than or equal to 32.</p>	# High Pri Credits	00000b	0	00001b	2	00010b	4	00011b	6	00100b	8 (default)	00101b	10	00110b	12	00111b	14	01000b	16	01001b	18	01010b	20	01011b	22	01100b	24	01101b	26	01110b	28	01111b	30	10000b	32
# High Pri Credits																																					
00000b																																					
0																																					
00001b																																					
2																																					
00010b																																					
4																																					
00011b																																					
6																																					
00100b																																					
8 (default)																																					
00101b																																					
10																																					
00110b																																					
12																																					
00111b																																					
14																																					
01000b																																					
16																																					
01001b																																					
18																																					
01010b																																					
20																																					
01011b																																					
22																																					
01100b																																					
24																																					
01101b																																					
26																																					
01110b																																					
28																																					
01111b																																					
30																																					
10000b																																					
32																																					
13:10	<b>Reserved</b>	Access:  Reserved.																																			

## L3SQCREG1 - L3 SQC registers 1

	9	<b>L3SQ Read Once Enable for Sampler Client</b>		
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3SQ Read Once Enable for Sampler Client (SQROE):      Enables Read Once indications to L3 Cache from SQ. Once enabled, any reads from Sampler client (MT) are sent as Read Once.      0 = (default) Reads from Sampler clients issue Read to L3 Cache.      1 = Reads from Sampler clients issue Read Once to L3 Cache.  <code>lbcf_csr_sampler_readonce_en.</code></p>	Access:	R/W
Access:	R/W			
<b>Reserved</b>				
	8:6	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved.</p>	Access:	RO
Access:	RO			
	5:3	<b>L3SQ Outstanding L3 Fills</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3SQ Outstanding L3 Fills (SQOUTSL3F):      Identifies the number of L3 Fills that can be outstanding before SQ throttles the fill requests to L3 Cache. This is not an exact limit, but instead it is used as a threshold to throttling.      Once the fill count is greater than or equal to the threshold, then no fills are issued until the fill responses are received to bring the outstanding count back below the threshold.      000b = (default) No limit.      001b = 1 fill.      010b = 2 fills.      011b = 4 fills.      100b = 8 fills.      101b = 16 fills.      11Xb = Reserved.  <code>lbcf_csr_lsqc_outs_fill[2:0].</code></p>	Access:	R/W
Access:	R/W			
	2:0	<b>L3SQ Outstanding L3 Lookups</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3SQ Outstanding L3 Lookups (SQOUTSL3L):      Identifies the number of L3 lookups that can be outstanding before SQ throttles the lookup requests to L3 Cache. This is not an exact limit, but instead it is used as a threshold to throttling.      Once the lookup count is greater than or equal to the threshold, then no lookups are issued until the lookup responses are received to bring the outstanding count back below the threshold.      000b = (default) No limit.      001b = 1 lookup.      010b = 2 lookups.      011b = 4 lookups.      100b = 8 lookups.      101b = 16 lookups.      11Xb = Reserved.  <code>lbcf_csr_lsqc_outs_lookup[2:0].</code></p>	Access:	R/W
Access:	R/W			

## L3 SQC registers 2

L3SQCREG2 - L3 SQC registers 2						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00004567					
Size (in bits):	32					
Address:	0B104h					
DWord	Bit	Description				
0	31:17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved.</td> </tr> </table>	Access:	RO	Reserved.	
Access:	RO					
Reserved.						
	16	<b>L3SQ Priority Selection Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p><b>Description</b></p> <p>L3SQ Priority Selection Disable (SQPRIDIS):      Enables the use of priority selection based on client ID decodes. If disabled, all cycles in SQ are treated as same priority.      0 = (default) Priority selection is enabled.      1 = Priority selection is disabled.      Should not be set when RO perf mode is enabled (by default this is enabled which is bit[27] of B118-B11Bh).  <code>lbcf_csr_priority_cnt_disable</code>.</p> <p>Workaround: If this bit is set to 1 then the following bits in register B108-B10B should have identical values 29:28, 27:26, 25:24, 23:22, 21:20, 19:18, 17:16, 15:14, 13:12, 11:10, 9:8, 7:6, 5:4, 3:2, 1:0.</p>	Access:	R/W		
Access:	R/W					
	15	<b>L3SQ Priority 3 Pool Count Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p><b>Description</b></p> <p>L3SQ Priority 3 Pool Count Disable (SQPRI3CNTDIS):      When set, priority3 pool becomes unlimited. And priority3 pool count value should not be used in reset of the remaining counters.      0 = (default) Priority 3 pool count is enabled.      1 = Priority 3 pool count is disabled.      Should not be set when RO perf mode is enabled (by default this is enabled which is bit[27] of B118-B11Bh).  <code>lbcf_csr_priority3_cnt_disable</code>.</p>	Access:	R/W		
Access:	R/W					

## L3SQCREG2 - L3 SQC registers 2

		Workaround: If this bit is set to 1 then the following bits in register B108-B10B should have identical values 29:28, 27:26, 25:24, 23:22, 21:20, 19:18, 17:16, 15:14, 13:12, 11:10, 9:8, 7:6, 5:4, 3:2, 1:0.
14:12	<b>L3SQ Priority 3 Pool Counter</b>	<p>Default Value: 100b</p> <p>Access: R/W</p> <p>L3SQ Priority 3 Pool Counter (SQPRI3CNT):      The count of cycles is selected from priority3 pool before switching to other priority pools. Count is used as the power of 2.      000b = 1 request.      001b = 2 requests.      010b = 4 requests.      011b = 8 requests.      ...      111b = 128 requests.  <code>lbcf_csr_priority3_cnt[2:0]</code>.</p>
11	<b>L3SQ Priority 2 Pool Count Disable</b>	<p>Access: R/W</p> <p><b>Description</b></p> <p>L3SQ Priority 2 Pool Count Disable (SQPRI2CNTDIS):      When set, priority2 pool becomes unlimited. And priority2 pool count value should not be used in reset of the remaining counters.      0 = (default) Priority 2 pool count is enabled.      1 = Priority 2 pool count is disabled.      Should not be set when RO perf mode is enabled (by default this is enabled which is bit[27] of B118-B11Bh).  <code>lbcf_csr_priority2_cnt_disable</code>.</p> <p>Workaround: If this bit is set to 1 then the following bits in register B108-B10B should have identical values 29:28, 27:26, 25:24, 23:22, 21:20, 19:18, 17:16, 15:14, 13:12, 11:10, 9:8, 7:6, 5:4, 3:2, 1:0.</p>
10:8	<b>L3SQ Priority 2 Pool Counter</b>	<p>Default Value: 101b</p> <p>Access: R/W</p> <p>L3SQ Priority 2 Pool Counter (SQPRI2CNT):      The count of cycles is selected from priority2 pool before switching to other priority pools. Count is used as the power of 2.      000b = 1 request.      001b = 2 requests.      010b = 4 requests.      011b = 8 requests.      ...      111b = 128 requests.</p>

## L3SQCREG2 - L3 SQC registers 2

	Ibcf_csr_priority2_cnt[2:0].				
7	<b>L3SQ Priority 1 Pool Count Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Access:</td><td style="width: 85%;">R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
<b>Description</b>					
<p>L3SQ Priority 1 Pool Count Disable (SQPRI1CNTDIS):  When set, priority1 pool becomes unlimited. And priority1 pool count value should not be used in reset of the remaining counters.  0 = (default) Priority 1 pool count is enabled.  1 = Priority 1 pool count is disabled.  Should not be set when RO perf mode is enabled (by default this is enabled which is bit[27] of B118-B11Bh).  Ibcf_csr_priority1_cnt_disable.</p>					
<p>Workaround: If this bit is set to 1 then the following bits in register B108-B10B should have identical values 29:28, 27:26, 25:24, 23:22, 21:20, 19:18, 17:16, 15:14, 13:12, 11:10, 9:8, 7:6, 5:4, 3:2, 1:0.</p>					
6:4	<b>L3SQ Priority 1 Pool Counter</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td><td style="width: 50%;">110b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3SQ Priority 1 Pool Counter (SQPRI1CNT):  The count of cycles is selected from priority1 pool before switching to other priority pools. Count is used as the power of 2.  000b = 1 request.  001b = 2 requests.  010b = 4 requests.  011b = 8 requests.  ...  111b = 128 requests.  Ibcf_csr_priority1_cnt[2:0].</p>	Default Value:	110b	Access:	R/W
Default Value:	110b				
Access:	R/W				
3	<b>L3SQ Priority 0 Pool Count Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Access:</td><td style="width: 85%;">R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
<b>Description</b>					
<p>L3SQ Priority 0 Pool Count Disable (SQPRI0CNTDIS):  When set, priority0 pool becomes unlimited. And priority0 pool count value should not be used in reset of the remaining counters.  0 = (default) Priority 0 pool count is enabled.  1 = Priority 0 pool count is disabled.  Should not be set when RO perf mode is enabled (by default this is enabled which is bit[27] of B118-B11Bh).  Ibcf_csr_priority0_cnt_disable.</p>					

## L3SQCREG2 - L3 SQC registers 2

		Workaround: If this bit is set to 1 then the following bits in register B108-B10B should have identical values 29:28, 27:26, 25:24, 23:22, 21:20, 19:18, 17:16, 15:14, 13:12, 11:10, 9:8, 7:6, 5:4, 3:2, 1:0.				
	2:0	<p><b>L3SQ Priority 0 Pool Counter</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3SQ Priority 0 Pool Counter (SQPRI0CNT):    The count of cycles is selected from priority0 pool before switching to other priority pools. Count is used as the power of 2.    000b = 1 request.    001b = 2 requests.    010b = 4 requests.    011b = 8 requests.    ...    111b = (default) 128 requests.  <code>lbcf_csr_priority0_cnt[2:0]</code>.</p>	Default Value:	111b	Access:	R/W
Default Value:	111b					
Access:	R/W					

## L3 SQC registers 3

L3SQCREG3 - L3 SQC registers 3						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00001ABF					
Size (in bits):	32					
Address:	0B108h					
DWord	Bit	Description				
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Access:	RO	Reserved.	
Access:	RO					
Reserved.						
29:28	<b>SOLunit Priority Value</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">SOLunit Priority Value (SQSOLPRIVAL): Identifies the priority value for all cycles that are initiated by SOLunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_sol_priority[1:0].</td></tr> </table>	Access:	R/W	SOLunit Priority Value (SQSOLPRIVAL): Identifies the priority value for all cycles that are initiated by SOLunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_sol_priority[1:0].		
Access:	R/W					
SOLunit Priority Value (SQSOLPRIVAL): Identifies the priority value for all cycles that are initiated by SOLunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_sol_priority[1:0].						
27:26	<b>GSunit Priority Value</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">GSunit Priority Value (SQGSPRIVAL): Identifies the priority value for all cycles that are initiated by GSunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_gs_priority[1:0].</td></tr> </table>	Access:	R/W	GSunit Priority Value (SQGSPRIVAL): Identifies the priority value for all cycles that are initiated by GSunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_gs_priority[1:0].		
Access:	R/W					
GSunit Priority Value (SQGSPRIVAL): Identifies the priority value for all cycles that are initiated by GSunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_gs_priority[1:0].						
25:24	<b>TEunit Priority Value</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">TEunit Priority Value (SQTEPRIVAL): Identifies the priority value for all cycles that are initiated by TEunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3.</td></tr> </table>	Access:	R/W	TEunit Priority Value (SQTEPRIVAL): Identifies the priority value for all cycles that are initiated by TEunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3.		
Access:	R/W					
TEunit Priority Value (SQTEPRIVAL): Identifies the priority value for all cycles that are initiated by TEunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3.						

## L3SQCREG3 - L3 SQC registers 3

	lbcf_csr_te_priority[1:0].	
23:22	<b>CLunit Priority Value</b> Access:	R/W
	CLunit Priority Value (SQCLPRIVAL): Identifies the priority value for all cycles that are initiated by CLunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_cl_priority[1:0].	
21:20	<b>TSunit Priority Value</b> Access:	R/W
	TSunit Priority Value (SQTSPRIVAL): Identifies the priority value for all cycles that are initiated by TSunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_ts_priority[1:0].	
19:18	<b>SFunit Priority Value</b> Access:	R/W
	SFunit Priority Value (SQSFPRIAL): Identifies the priority value for all cycles that are initiated by SFunit. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_sf_priority[1:0].	
17:16	<b>SVSM Priority Value</b> Access:	R/W
	SVSM Priority Value (SQSVSMPRIAL): Identifies the priority value for all cycles that are initiated by SVSM. Priority is used in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_svsm_priority[1:0].	
15:14	<b>SARB Priority Value</b> Access:	R/W

L3SQCREG3 - L3 SQC registers 3						
		<p>SARB Priority Value (SQSARBPRIVAL):  Identifies the priority value for all cycles that are initiated by State Arbiter (SARB). Priority is used in the L3 Super Queue (L3SQ).</p> <p>00b = Priority 0 (default).  01b = Priority 1.  10b = Priority 2.  11b = Priority 3.  lbcf_csr_sarb_priority[1:0].</p>				
13:12	<b>SBE Priority Value</b>	<table border="1"> <tr> <td>Default Value:</td><td>01b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SBE Priority Value (SQSBEPRIVAL):  Identifies the priority value for all cycles that are initiated by SBE. Priority is used in the L3 Super Queue (L3SQ).</p> <p>00b = Priority 0.  01b = Priority 1 (default).  10b = Priority 2.  11b = Priority 3.  lbcf_csr_sbe_priority[1:0].</p>	Default Value:	01b	Access:	R/W
Default Value:	01b					
Access:	R/W					
11:10	<b>IC\$ Priority Value</b>	<table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>IC\$ Priority Value (SQICPRIVAL):  Identifies the priority value for all cycles that are initiated by Instruction Cache (IC\$). Priority is used in the L3 Super Queue (L3SQ).</p> <p>00b = Priority 0.  01b = Priority 1.  10b = Priority 2 (default).  11b = Priority 3.  lbcf_csr_ic_priority[1:0].</p>	Default Value:	10b	Access:	R/W
Default Value:	10b					
Access:	R/W					
9:8	<b>TDL Priority Value</b>	<table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>TDL Priority Value (SQTDLPRIVAL):  Identifies the priority value for all cycles that are initiated by TDL. Priority is used in the L3 Super Queue (L3SQ).</p> <p>00b = Priority 0.  01b = Priority 1.  10b = Priority 2 (default).  11b = Priority 3.  lbcf_csr_tdl_priority[1:0].</p>	Default Value:	10b	Access:	R/W
Default Value:	10b					
Access:	R/W					
7:6	<b>DCunit Priority Value</b>	<table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> </table>	Default Value:	10b		
Default Value:	10b					

## L3SQCREG3 - L3 SQC registers 3

		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>DCUnt Priority Value (SQDCPRIVAL):      Identifies the priority value for all cycles that are initiated by DC. Priority is used in the L3 Super Queue (L3SQ).      00b = Priority 0.      01b = Priority 1.      10b = Priority 2 (default).      11b = Priority 3.      lbcf_csr_dc_priority[1:0].</p>	Access:	R/W		
Access:	R/W					
5:4	<b>DAPR Priority Value</b>	<table border="1"> <tr> <td>Default Value:</td><td>11b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>DAPR Priority Value (SQDAPRPRIVAL):      Identifies the priority value for all cycles that are initiated by DAPR. Priority is used in the L3 Super Queue (L3SQ).      00b = Priority 0.      01b = Priority 1.      10b = Priority 2.      11b = Priority 3 (default).      lbcf_csr_dapr_priority[1:0].</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					
3:2	<b>MTunit Priority Value</b>	<table border="1"> <tr> <td>Default Value:</td><td>11b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MTunit Priority Value (SQMTPRIVAL):      Identifies the priority value for all cycles that are initiated by Sampler (MT). Priority is used in the L3 Super Queue (L3SQ).      00b = Priority 0.      01b = Priority 1.      10b = Priority 2.      11b = Priority 3 (default).      lbcf_csr_mt_priority[1:0].</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					
1:0	<b>LSQCunit Priority Value</b>	<table border="1"> <tr> <td>Default Value:</td><td>11b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>LSQCunit Priority Value (SQPRIVAL):      Identifies the priority value for all cycles that are initiated by Super Queue (L3 Evictions). Priority is used in the L3 Super Queue (L3SQ).      00b = Priority 0.      01b = Priority 1.      10b = Priority 2.      11b = Priority 3 (default).      lbcf_csr_lsqc_priority[1:0].</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					

## LBCF config save msg

LBCFCSR - LBCF config save msg		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 0B2FCh		
This register is not context saved and is written by PM unit.		
DWord	Bit	Description
0	31:10	<b>Reserved</b> Access: RO
	9:0	<b>Context save bit</b> Access: R/W Hardware Clear Bit[9]: Power Context Save Request. 0: Power context save is not being requested (default). 1: Power context save is being requested. Unit needs to self-clear this bit upon sampling. Bits[8:0]: QWord Credits for Power Context Save Request. Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least). Maximum Credits = 511: Unit may send 511 QWord pairs. A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and consumes one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).

## LBCF DPF Error log register 0

LBCFPM00 - LBCF DPF Error log register 0				
Slice0 Bank 0 subbank0 Error log register				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. lbcf_sb0_error_addr1[9:0].</p>	Access:	R/W
Access:	R/W			
20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The Address located in field 31:21 is valid. lbcf_sb0_valid_error1.</p>	Access:	R/W	
Access:	R/W			
15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. lbcf_sb0_error_addr0[9:0].</p>	Access:	R/W	
Access:	R/W			
4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The address located in field 15:5 is valid. lbcf_sb0_valid_error0.</p>	Access:	R/W	
Access:	R/W			

## LBCF DPF Error log register 1

LBCFPM01 - LBCF DPF Error log register 1				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0B134h			
Slice0 Bank 0 subbank1 Error log register				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. lbcf_sb1_error_addr1[9:0].</p>	Access:	R/W
Access:	R/W			
20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The Address located in field 31:21 is valid. lbcf_sb1_error_addr0[9:0].</p>	Access:	R/W	
Access:	R/W			
15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. lbcf_sb1_error_addr0[9:0].</p>	Access:	R/W	
Access:	R/W			
4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The address located in field 15:5 is valid. lbcf_sb1_valid_error0.</p>	Access:	R/W	
Access:	R/W			

## LBCF DPF Error log register 2

LBCFPM02 - LBCF DPF Error log register 2				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0B138h				
Slice0 Bank0 Subbank 2 Error log register				
DWord	Bit	Description		
0	31:21	<b>Row Number for Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. lbcf_sb2_error_addr1[9:0].</p>	Access:	R/W
	Access:	R/W		
	20:17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
	Access:	RO		
	16	<b>Valid Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The Address located in field 31:21 is valid. lbcf_sb2_valid_error1.</p>	Access:	R/W
	Access:	R/W		
	15:5	<b>Row Number for Error0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. lbcf_sb2_error_addr0[9:0].</p>	Access:	R/W
Access:	R/W			
4:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
0	<b>Valid Error 0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The address located in field 15:5 is valid. lbcf_sb2_valid_error0.</p>	Access:	R/W	
Access:	R/W			

## LBCF DPF Error log register 3

LBCFPM03 - LBCF DPF Error log register 3				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0B13Ch			
Slice0 Bank0 subbank3 Error log register				
DWord	Bit	Description		
0	31:21	<b>Row Number for Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. lbcf_sb3_error_addr1[9:0].</p>	Access:	R/W
Access:	R/W			
20:17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
16	<b>Valid Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The Address located in field 31:21 is valid. lbcf_sb3_valid_error1.</p>	Access:	R/W	
Access:	R/W			
15:5	<b>Row Number for Error0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. lbcf_sb3_error_addr0[9:0].</p>	Access:	R/W	
Access:	R/W			
4:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
0	<b>Valid Error 0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The address located in field 15:5 is valid. lbcf_sb3_valid_error0.</p>	Access:	R/W	
Access:	R/W			

## LBCF DPF Error log register 4

LBCFERRLOG01 - LBCF DPF Error log register 4				
Slice 0 Bank 1 Subbank0 Error log register				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 0 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.            Slice 0 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 0 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.            Slice 0 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 5

LBCFERRLOG02 - LBCF DPF Error log register 5			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B144h			
Slice 0 Bank 1 Subbank1 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 1 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The Address located in field 31:21 is valid. Slice 0 Bank 1 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 1 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The address located in field 15:5 is valid

## LBCF DPF Error log register 6

LBCFERRLOG03 - LBCF DPF Error log register 6				
Slice 0 Bank 1 subbank2 Error log register				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 0 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 0 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 0 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The address located in field 15:5 is valid.            Slice 0 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 7

LBCFERRLOG04 - LBCF DPF Error log register 7			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B14Ch			
Slice0 Bank1 subbank3 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 1 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The Address located in field 31:21 is valid. Slice 0 Bank 1 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 1 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The address located in field 15:5 is valid. Slice 0 Bank 1 Error log register 00.

## LBCF DPF Error log register 8

LBCFERRLOG05 - LBCF DPF Error log register 8				
Slice 0 Bank 2 Subbank0 Error log register				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.</p> <p>The number of rows varies between 4K vs. 8K/16K subbanks which requires 10 bits vs 11 bits respectively.</p> <p>This field contains the row# with the error.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 16:5 is valid and</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	16:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 16:5 is valid and</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 16:5 is valid.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 9

LBCFERRLOG06 - LBCF DPF Error log register 9				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.</p> <p>The number of rows varies between 4K vs. 8K/16K subbanks which requires 10 bits vs 11 bits respectively.</p> <p>This field contains the row# with the error.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 10

LBCFERRLOG07 - LBCF DPF Error log register 10				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.</p> <p>The number of rows varies between 4K vs. 8K/16K subbanks which requires 10 bits vs. 11 bits respectively.</p> <p>This field contains the row# with the error.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 11

LBCFERRLOG08 - LBCF DPF Error log register 11				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.</p> <p>The number of rows varies between 4K vs. 8K/16K subbanks which requires 10 bits vs. 11 bits respectively.</p> <p>This field contains the row# with the error.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.</p> <p>Slice 0 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 12

LBCFERRLOG09 - LBCF DPF Error log register 12				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid. Slice 0 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid. Slice 0 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 13

LBCFERRLOG10 - LBCF DPF Error log register 13			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B164h			
Slice 0 Bank 3 subbank1 Error log register 00			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	
		Access:	R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 3 Error log register 00.	
	20:17	<b>Reserved</b>	
		Access:	RO
	16	<b>Valid Error 1</b>	
		Access:	R/W
Valid Error: The error located in field 31:21 is valid. Slice 0 Bank 3 Error log register 00.			
15:5	15:5	<b>Row Number for Error0</b>	
		Access:	R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 3 Error log register 00.	
4:1	4:1	<b>Reserved</b>	
		Access:	RO
0	0	<b>Valid Error 0</b>	
		Access:	R/W
Valid Error: The error located in field 15:5 is valid.			

## LBCF DPF Error log register 14

LBCFERRLOG11 - LBCF DPF Error log register 14				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0B168h				
Slice 0 Bank 3 subbank2 Error log register 00				
DWord	Bit	Description		
0	31:21	<b>Row Number for Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 0 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
20:17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
16	<b>Valid Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.            Slice 0 Bank 3 Error log register 00.</p>	Access:	R/W	
Access:	R/W			
15:5	<b>Row Number for Error0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 0 Bank 3 Error log register 00.</p>	Access:	R/W	
Access:	R/W			
4:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
0	<b>Valid Error 0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.            Slice 0 Bank 3 Error log register 00.</p>	Access:	R/W	
Access:	R/W			

## LBCF DPF Error log register 15

LBCFERRLOG12 - LBCF DPF Error log register 15			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B16Ch			
Slice0 Bank 3 subbank3 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	
		Access:	R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 3 Error log register 00.	
	20:17	<b>Reserved</b>	
		Access:	RO
	16	<b>Valid Error 1</b>	
		Access:	R/W
Valid Error: The error located in field 31:21 is valid. Slice 0 Bank 3 Error log register 00.			
15:5	<b>Row Number for Error0</b>		
		Access:	R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 0 Bank 3 Error log register 00.	
4:1	<b>Reserved</b>		
		Access:	RO
0	<b>Valid Error 0</b>		
		Access:	R/W
Valid Error: The error located in field 15:5 is valid. Slice 0 Bank 3 Error log register 00.			

## LBCF DPF Error log register 16

LBCFERRLOG13 - LBCF DPF Error log register 16				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 1 bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 1 bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 17

<b>LBCFERRLOG14 - LBCF DPF Error log register 17</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0B174h			
Slice 1 bank 0 subbank1 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	
		Access:	R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 bank 1 Error log register 00.	
	20:17	<b>Reserved</b>	
		Access:	RO
	16	<b>Valid Error 1</b>	
		Access:	R/W
Valid Error: The error located in field 31:21 is valid. Slice 1 bank 1 Error log register 00.			
15:5	15:5	<b>Row Number for Error0</b>	
		Access:	R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 bank 1 Error log register 00.	
	4:1	<b>Reserved</b>	
		Access:	RO
	0	<b>Valid Error 0</b>	
		Access:	R/W
Valid Error: The error located in field 15:5 is valid.			

## LBCF DPF Error log register 18

LBCFERRLOG15 - LBCF DPF Error log register 18				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 1 bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 1 bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 19

<b>LBCFERRLOG16 - LBCF DPF Error log register 19</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0B17Ch			
Slice1 bank 0 subbank3 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.	
		Slice 1 bank 1 Error log register 00.	
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W
		Valid Error: The error located in field 31:21 is valid.	
		Slice 1 bank 1 Error log register 00.	
15:5	15:5	<b>Row Number for Error0</b>	Access: R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.	
		Slice 1 bank 1 Error log register 00.	
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W
		Valid Error: The error located in field 15:5 is valid.	
		Slice 1 bank 1 Error log register 00.	

## LBCF DPF Error log register 20

LBCFERRLOG17 - LBCF DPF Error log register 20				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 21

LBCFERRLOG18 - LBCF DPF Error log register 21				
DWord	Bit	Description		
0	31:21	<b>Row Number for Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<b>Valid Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<b>Row Number for Error0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<b>Valid Error 0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 22

LBCFERRLOG19 - LBCF DPF Error log register 22				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 1 bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 23

<b>LBCFERRLOG20 - LBCF DPF Error log register 23</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0B18Ch			
slice1 bank1 subbbank 3 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.	
		Slice 1 bank 0 Error log register 00.	
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W
		Valid Error: The error located in field 31:21 is valid.	
		Slice 1 bank 0 Error log register 00.	
0	15:5	<b>Row Number for Error0</b>	Access: R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.	
		Slice 1 bank 0 Error log register 00.	
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W
		Valid Error: The error located in field 15:5 is valid.	
		Slice 1 bank 0 Error log register 00.	

## LBCF DPF Error log register 24

LBCFERRLOG21 - LBCF DPF Error log register 24				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid. Slice 1 bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid. Slice 1 bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 25

LBCFERRLOG22 - LBCF DPF Error log register 25			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 bank 2 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The error located in field 31:21 is valid. Slice 1 bank 2 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 bank 2 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The error located in field 15:5 is valid.

## LBCF DPF Error log register 26

LBCFERRLOG23 - LBCF DPF Error log register 26				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 1 bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 1 bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 27

LBCFERRLOG24 - LBCF DPF Error log register 27				
DWord	Bit	Description		
0	31:21	<b>Row Number for Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 bank 2 Error log register 00.	Access:	R/W
Access:	R/W			
	20:17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<b>Valid Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Valid Error: The error located in field 31:21 is valid. Slice 1 bank 2 Error log register 00.	Access:	R/W
Access:	R/W			
	15:5	<b>Row Number for Error0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 bank 2 Error log register 00.	Access:	R/W
Access:	R/W			
	4:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<b>Valid Error 0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Valid Error: The error located in field 15:5 is valid. Slice 1 bank 2 Error log register 00.	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 28

LBCFERRLOG25 - LBCF DPF Error log register 28				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 1 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 1 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 29

LBCFERRLOG26 - LBCF DPF Error log register 29			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B1A4h			
Slice 1 Bank 3 subbank 1 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 Bank 3 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The error located in field 31:21 is valid. Slice 1 Bank 3 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 Bank 3 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The error located in field 15:5 is valid.

## LBCF DPF Error log register 30

LBCFERRLOG27 - LBCF DPF Error log register 30				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 1 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 1 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 1 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 31

LBCFERRLOG28 - LBCF DPF Error log register 31			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 Bank 3 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The error located in field 31:21 is valid. Slice 1 Bank 3 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 1 Bank 3 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The error located in field 15:5 is valid. Slice 1 Bank 3 Error log register 00.

## LBCF DPF Error log register 32

LBCFERRLOG29 - LBCF DPF Error log register 32				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 2 Bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 2 Bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 33

LBCFERRLOG30 - LBCF DPF Error log register 33			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B1B4h			
Slice 2 Bank 0 subbank 1 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 0 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The error located in field 31:21 is valid. Slice 2 Bank 0 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 0 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The error located in field 15:5 is valid.

## LBCF DPF Error log register 34

LBCFERRLOG31 - LBCF DPF Error log register 34				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0B1B8h				
Slice 2 Bank 0 Subbank 2 Error log register 00				
DWord	Bit	Description		
0	31:21	<b>Row Number for Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 2 Bank 0 Error log register 00.</p>	Access:	R/W
Access:	R/W			
20:17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
16	<b>Valid Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.            Slice 2 Bank 0 Error log register 00.</p>	Access:	R/W	
Access:	R/W			
15:5	<b>Row Number for Error0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 2 Bank 0 Error log register 00.</p>	Access:	R/W	
Access:	R/W			
4:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
0	<b>Valid Error 0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.            Slice 2 Bank 0 Error log register 00.</p>	Access:	R/W	
Access:	R/W			

## LBCF DPF Error log register 35

LBCFERRLOG32 - LBCF DPF Error log register 35			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B1BCh			
Slice2 Bank 0 Subbank 3 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	
		Access:	R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 0 Error log register 00.	
	20:17	<b>Reserved</b>	
		Access:	RO
	16	<b>Valid Error 1</b>	
		Access:	R/W
Valid Error: The error located in field 31:21 is valid. Slice 2 Bank 0 Error log register 00.			
0	15:5	<b>Row Number for Error0</b>	
		Access:	R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 0 Error log register 00.	
	4:1	<b>Reserved</b>	
		Access:	RO
	0	<b>Valid Error 0</b>	
		Access:	R/W
Valid Error: The error located in field 15:5 is valid. Slice 2 Bank 0 Error log register 00.			

## LBCF DPF Error log register 36

LBCFERRLOG33 - LBCF DPF Error log register 36				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 2 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 2 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 37

LBCFERRLOG34 - LBCF DPF Error log register 37			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B1C4h			
Slice 2 Bank 1 Subbank 1 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 1 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The error located in field 31:21 is valid. Slice 2 Bank 1 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 1 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The error located in field 15:5 is valid.

## LBCF DPF Error log register 38

LBCFERRLOG35 - LBCF DPF Error log register 38				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0B1C8h				
Slice 2 Bank 1 Subbank 2 Error log register 00				
DWord	Bit	Description		
0	31:21	<b>Row Number for Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 2 Bank 1 Error log register 00.</p>	Access:	R/W
	Access:	R/W		
	20:17	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
	Access:	RO		
	16	<b>Valid Error 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.            Slice 2 Bank 1 Error log register 00.</p>	Access:	R/W
	Access:	R/W		
	15:5	<b>Row Number for Error0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.            Slice 2 Bank 1 Error log register 00.</p>	Access:	R/W
Access:	R/W			
4:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
0	<b>Valid Error 0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.            Slice 2 Bank 1 Error log register 00.</p>	Access:	R/W	
Access:	R/W			

## LBCF DPF Error log register 39

LBCFERRLOG36 - LBCF DPF Error log register 39			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B1CCh			
Slice 2 Bank 1 subbank 3 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	
		Access:	R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 1 Error log register 00.	
	20:17	<b>Reserved</b>	
		Access:	RO
	16	<b>Valid Error 1</b>	
0		Access:	R/W
		Valid Error: The error located in field 31:21 is valid. Slice 2 Bank 1 Error log register 00.	
	15:5	<b>Row Number for Error0</b>	
		Access:	R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 1 Error log register 00.	
	4:1	<b>Reserved</b>	
0		Access:	RO
	0	<b>Valid Error 0</b>	
0		Access:	R/W
		Valid Error: The error located in field 15:5 is valid. Slice 2 Bank 1 Error log register 00.	

## LBCF DPF Error log register 40

LBCFERRLOG37 - LBCF DPF Error log register 40				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 2 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 2 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 41

<b>LBCFERRLOG38 - LBCF DPF Error log register 41</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0B1D4h			
Slice 2 Bank 2 subbank 1 Error log register			
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:21	<b>Row Number for Error 1</b>	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.	Slice 2 Bank 2 Error log register 00.
	20:17	<b>Reserved</b>	Access: <span style="border: 1px solid black; padding: 2px;"> </span> RO
	16	<b>Valid Error 1</b>	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W
		Valid Error: The error located in field 31:21 is valid.	Slice 2 Bank 2 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.	Slice 2 Bank 2 Error log register 00.
4:1	4:1	<b>Reserved</b>	Access: <span style="border: 1px solid black; padding: 2px;"> </span> RO
	0	<b>Valid Error 0</b>	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W
		Valid Error: The error located in field 15:5 is valid.	

## LBCF DPF Error log register 42

LBCFERRLOG39 - LBCF DPF Error log register 42				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 2 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 2 Bank 2 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 43

LBCFERRLOG40 - LBCF DPF Error log register 43			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B1DCh			
Slice 2 Bank 2 subbank 3 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 2 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The error located in field 31:21 is valid. Slice 2 Bank 2 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 2 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The error located in field 15:5 is valid. Slice 2 Bank 2 Error log register 00.

## LBCF DPF Error log register 44

LBCFERRLOG41 - LBCF DPF Error log register 44				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 2 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. and  Slice 2 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is validcorresponding logical 16KB group should bypass this row.  Slice 2 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 45

LBCFERRLOG42 - LBCF DPF Error log register 45			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0B1E4h			
Slice 2 Bank 3 subbank 1 Error log register			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	
		Access:	R/W
		Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 3 Error log register 00.	
	20:17	<b>Reserved</b>	
		Access:	RO
	16	<b>Valid Error 1</b>	
		Access:	R/W
Valid Error: The error located in field 31:21 is valid. Slice 2 Bank 3 Error log register 00.			
15:5	15:5	<b>Row Number for Error0</b>	
		Access:	R/W
		Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 3 Error log register 00.	
	4:1	<b>Reserved</b>	
		Access:	RO
	0	<b>Valid Error 0</b>	
		Access:	R/W
Valid Error: The error located in field 15:5 is valid.			

## LBCF DPF Error log register 46

LBCFERRLOG43 - LBCF DPF Error log register 46				
DWord	Bit	Description		
0	31:21	<p><b>Row Number for Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	16	<p><b>Valid Error 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 31:21 is valid.  Slice 2 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	15:5	<p><b>Row Number for Error0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank.  Slice 2 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			
	4:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	0	<p><b>Valid Error 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Valid Error: The error located in field 15:5 is valid.  Slice 2 Bank 3 Error log register 00.</p>	Access:	R/W
Access:	R/W			

## LBCF DPF Error log register 47

LBCFERRLOG44 - LBCF DPF Error log register 47			
DWord	Bit	Description	
0	31:21	<b>Row Number for Error 1</b>	Access: R/W Row Number for Error1: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 3 Error log register 00.
	20:17	<b>Reserved</b>	Access: RO
	16	<b>Valid Error 1</b>	Access: R/W Valid Error: The error located in field 31:21 is valid. Slice 2 Bank 3 Error log register 00.
	15:5	<b>Row Number for Error0</b>	Access: R/W Row Number for Error0: The physical row Addr where the parity error has been detected in SLM Bank. Slice 2 Bank 3 Error log register 00.
	4:1	<b>Reserved</b>	Access: RO
	0	<b>Valid Error 0</b>	Access: R/W Valid Error: The error located in field 15:5 is valid. Slice 2 Bank 3 Error log register 00.

## LBS config bits

LBSREG - LBS config bits						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x46000000 CHV, BSW Size (in bits): 32						
Address: 0B124h						
Config Bits for LBS unit						
DWord	Bit	Description				
0	31:27	<b>Retry timer for lookup into LSQC</b> <table border="1"> <tr> <td>Default Value:</td><td>01000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Time between receiving Reject Response from LSQC and doing a snoop lookup request again onto LSQUnit.            00000b: 0 clocks.            00001b: 1 clocks.            00010b: 2 clocks.            ...            01000b: 8 clocks (default value).            ...            11111b: 32 clocks.            lbcf_retry_timer[4:0].</p>	Default Value:	01000b	Access:	R/W
Default Value:	01000b					
Access:	R/W					
<b>Recycle parent faster in R/W perf mode</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Arc into recycle as soon as parent becomes eligible to be recycled.            0: Disabled (recycle possible only when parent is recycled).            1: Enabled (default).            lbcf_csr_lsqc_rwperf_quickrec.</p>	Default Value:	1b	Access:	R/W		
Default Value:	1b					
Access:	R/W					
<b>Perf mode for Writes to same address</b> <table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Performance improvement for writes to same address in L3:            0 - Performance mode is not enabled.            1 - Performance mode is enabled (default).            lbcf_csr_lsqc_earlyrec.</p>	Default Value:	1b	Project:	CHV, BSW	Access:	R/W
Default Value:	1b					
Project:	CHV, BSW					
Access:	R/W					
<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO				
Access:	RO					

## LEAKAGECOUNTER

LEAKAGECOUNTER - LEAKAGECOUNTER						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 1300D4h						
Leakage counter readout						
DWord	Bit	Description				
0	31:0	<p><b>Leakage_Counter</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This is a live read of the 32-bit leakage counter. Reading this register does not cause the counter to clear. Only the write-write protocol from Punit to Gunit will cause the leakage counter to clear.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## LEAKAGECOUNTERCTL

LEAKAGECOUNTERCTL - LEAKAGECOUNTERCTL			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 1300D0h			
Leakage counter control.			
DWord	Bit	Description	
0	31	<b>leakage_lock</b> Default Value: 0b Access: R/W Lock	
	30:1	This is the lock bit for the leakage counter registers. 13_00D0-13_00DC.	
		<b>Reserved</b> Default Value: 00000000h Access: RO Reserved	
0	0	<b>leakage_count_en</b> Default Value: 0b Access: R/W Lock	
	Enable the leakage counters. When zero, the counters will be held to zero. As this transitions to 0-1, counting is enabled. Like the EMON Energy Counters, the leakage counter will perform a "sum of weights" for the 16 events(/subwells) described in 13_00D8 and 13_00DC.		

## LEAKAGEWEIGHT1

LEAKAGEWEIGHT1 - LEAKAGEWEIGHT1							
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32							
Address: 1300D8h							
Leakage weights for wells types 1 to 4.							
DWord	Bit	Description					
0	31:24	<b>leakage_vdve</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Leakage weight for 'vdve' well type. One of these wells are expected on CHV, BSW.</p>		Default Value:	00h	Access:	R/W Lock
Default Value:	00h						
Access:	R/W Lock						
23:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table>		Default Value:	00h	Access:	R/W Lock	
Default Value:	00h						
Access:	R/W Lock						
15:8	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table>		Default Value:	00h	Access:	R/W Lock	
Default Value:	00h						
Access:	R/W Lock						
7:0	<b>leakage_aon</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Leakage weight for 'aon' well type. One of these wells are expected on CHV, BSW.</p>		Default Value:	00h	Access:	R/W Lock	
Default Value:	00h						
Access:	R/W Lock						

## LEAKAGEWEIGHT2

LEAKAGEWEIGHT2 - LEAKAGEWEIGHT2						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	1300DCh					
Leakage weights for wells types 5 to 8.						
DWord	Bit	Description				
0	31:24	<b>leakage_eupair</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Leakage weight for 'eupair' well type. Eight of these wells are expected on CHV, BSW.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
23:16	<b>leakage_ss</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Leakage weight for 'ss' well type. Two of these wells are expected on CHV, BSW.</p>	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
15:8	<b>leakage_I3</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Leakage weight for 'I3' well type. One of these wells are expected on CHV, BSW.</p>	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
7:0	<b>leakage_ffsc</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Leakage weight for 'ffsc' well type. One of these wells are expected on CHV, BSW.</p>	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					

## LNCF config save msg

LNCFCSR - LNCF config save msg				
DWord	Bit	Description		
0	31:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	9:0	<p><b>Context save bit</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Hardware Clear</td> </tr> </table> <p>Bit[9].Power Context Save Request  0: Power context save is not being requested (default).  1: Power context save is being requested.  Unit needs to self-clear this bit upon sampling.  Bits[8:0].QWord Credits for Power Context Save Request.  Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least).  Maximum Credits = 511: Unit may send 511 QWord pairs.  A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and consume one QWord credit.  Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W Hardware Clear
Access:	R/W Hardware Clear			

## Load Indirect Base Vertex

3DPRIM_BASE_VERTEX - Load Indirect Base Vertex		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 02440h-02443h Valid Projects:		
DWord	Bit	Description
0	31:0	<b>Base Vertex</b> Format: S31 This register is used to store the Base Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.

## Load Indirect Instance Count

<b>3DPRIM_INSTANCE_COUNT - Load Indirect Instance Count</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 02438h-0243Bh Valid Projects:		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Instance Count</b> This register is used to store the Instance Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.

## Load Indirect Start Instance

3DPRIM_START_INSTANCE - Load Indirect Start Instance		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 0243Ch-0243Fh Valid Projects:		
DWord	Bit	Description
0	31:0	<b>Start Vertex</b> Format: U32 This register is used to store the Start Instance of the 3D_PRIMITIVE command when Load Indirect Enable is set.

## Load Indirect Start Vertex

<b>3DPRIM_START_VERTEX - Load Indirect Start Vertex</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: RenderCS				
Default Value: 0x00000000				
Access: R/W				
Size (in bits): 32				
Address: 02430h-02433h				
Valid Projects:				
DWord	Bit	Description		
0	31:0	<p><b>Start Vertex</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This register is used to store the Start Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.</p>	Format:	U32
Format:	U32			

## Load Indirect Vertex Count

3DPRIM_VERTEX_COUNT - Load Indirect Vertex Count		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 02434h-02437h Valid Projects:		
DWord	Bit	Description
0	31:0	<b>Vertex Count</b> Format: U32 This register is used to store the Vertex Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.

## LOW 2X FREQUENCY THRESHOLD

LOW2XFREQTHRESH - LOW 2X FREQUENCY THRESHOLD		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x000000A0 Size (in bits): 32		
Address: 101128h		
New for CHV, BSW.		
BIOS/Driver programs the Low2x frequency threshold.		
DWord	Bit	Description
0	31:16	<b>RESERVED</b> Default Value: 0000h Access: RO Reserved
	15:0	<b>L3FREQREG</b> Default Value: 00A0h Access: R/W This is control signal needed from clock unit that can be set at 1 when 2X clock frequency is less than or equal to 1GHz. It needs to be at 0 when 2X clock frequency is > 1GHz. Value when in HPLL mode: low2xthresh=0x00B4. This sets low2xfreq high whenever cu2x frequency is less than or equal to 800, 800, 1000, 800, and 800 for CZ400, CZ320, CZ333, CZ266, and CZ200 respectively. Value when in GPLL mode: low2xthresh=0x00A0. This sets low2xfreq high whenever cu2x frequency is less than or equal to 1000, 800, 834, 889, and 800 for CZ400, CZ320, CZ333, CZ266, and CZ200 respectively.

## LPFC control register

LPFCCNTL - LPFC control register					
DWord	Bit	Description			
0	31	<p><b>LPFC enable signal</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>LPPC event collection enable signal. Incf_lpfc_cnt_en.</p>	Access:	R/W	
Access:	R/W				
30:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved.</p>	Project:	CHV, BSW	Access:	RO
Project:	CHV, BSW				
Access:	RO				

## LTCDFERR - LTCD Error Injection Register

LBCFERR - LTCD Error Injection Register			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 CHV, BSW Size (in bits): 32			
Address: 0B12Ch			
LTCD Error Inject control bits in LBCF			
DWord	Bit	Description	
0	31:25	<b>Reserved</b>	
		Project:	CHV, BSW
		Access:	RO
	24	<b>LTISEQSL parity error interrupt</b>	
		Default Value:	0b
0		Project:	CHV, BSW
		Access:	R/W
		Parity error interrupt to LTISEQ Slice.	
	23	<b>Bank hang on parity disable</b>	
		Default Value:	0b
0		Project:	CHV, BSW
		Access:	R/W
	22	<b>Parity Error Injection Enable</b>	
		Project:	CHV, BSW
		Access:	R/W
0: Disable parity error injection. 1: Enable parity error injection. lbcf_parity_err_inject_en. Do not Enable this when ECC Error injection is enabled.			
0	21	<b>Double Bit Error injection</b>	
		Project:	CHV, BSW
		Access:	R/W
		0: Default No error injected. 1: Double bit error is injected. lbcf_ecc_2bit_err_inject. Single bit Error Injection and double bit error injection are mutually exclusive.	

## LBCFERR - LTCD Error Injection Register

		Do not Enable this when Parity Error injection is enabled.
20	<b>Single Bit Error injection</b>	<p>Project: CHV, BSW</p> <p>Access: R/W</p> <p>0: Default No error injected.      1: Single bit error is injected.  <code>lbcf_ecc_1bit_err_inject</code>.      Single bit Error Injection and double bit error injection are mutually exclusive.      Do not Enable this when Parity Error injection is enabled.</p>
19	<b>ECC Error Injection Enable</b>	<p>Project: CHV, BSW</p> <p>Access: R/W</p> <p>0: Disable ECC error injection.      1: Enable ECC error injection.  <code>lbcf_ecc_err_inject_en</code>.      Do not Enable this when Parity Error injection is enabled.</p>
18:4	<b>Row address for error injection</b>	<p>Project: CHV, BSW</p> <p>Access: R/W</p> <p>Row address for which error is injected. For ECC error injection, the same row address is overloaded to inject ECC error for that particular row address.      SLM configuration.      For Address: Rowaddress [16:7] is applicable for SLM banks and Parity injection is enabled and Rowaddress[18:7] is applicable for ECC (for both NonSLM/SLM banks).      Sub bank is applicable only for Parity injection. Only Subbank 0, 1, 2, 3 are supported and are only related to SLM Banks (4KB).      Total 12 bits address.      Bits 18:7: Row address.      Bits 6:4: Sub-Bank number.  <code>lbcf_parity_err_inject_rowaddr[9:0].lbcf_parity_err_inject_subbank[2:0].16:7</code> - For SLM parity only.  <code>lbcf_parity_err_inject_rowaddr[9:0].lbcf_ecc_err_inject_rowaddr[11:0]</code>.For ECC error injection, the same row address is overloaded to inject ECC error for that particular row address.</p>
3:2	<b>Bank ID for error injection</b>	<p>Project: CHV, BSW</p> <p>Access: R/W</p> <p>00b: Inject in Bank 0.      01b: Inject in Bank 1.      10b: Inject in Bank 2.      11b: Inject in Bank 3 (error injection not supported for SLM bank3).</p>

## LBCFERR - LTCD Error Injection Register

	lbcf_err_inject_bankid[1:0].	
1:0	<b>Slice ID for Error injection</b>	
	Project:	CHV, BSW
	Access:	R/W
	00b: Inject error in Slice 0. 01b: Inject error in Slice 1. 10b: Inject error in Slice 2. lbcf_err_inject_sliceid.	

## MA

MA - MA						
Register Space: PCI: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 00094h						
Message Address						
DWord	Bit	Description				
0	31:2	<b>ADDRESS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MA: Lower 32-bits of the system specified message address, always DW aligned. When GVD issues an MSI interrupt as a MEMWR on the SCL, the memory address corresponds to the value of this field.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					
	1:0	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved</p>	Default Value:	00b	Access:	RO
Default Value:	00b					
Access:	RO					

## Main Graphic Arbiter Error Report

ERROR - Main Graphic Arbiter Error Report								
DWord	Bit	Description						
0	31	<b>Reserved Error Bits 31</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Future Use.</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Future Use.	
Default Value:	0b							
Access:	R/W							
Future Use.								
	30	<b>Reserved Error Bits 30</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Future Use.</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Future Use.	
Default Value:	0b							
Access:	R/W							
Future Use.								
	29	<b>Reserved Error Bits 29</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Future Use.</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Future Use.	
Default Value:	0b							
Access:	R/W							
Future Use.								
	28	<b>Reserved Error Bits 28</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Future Use.</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Future Use.	
Default Value:	0b							
Access:	R/W							
Future Use.								
	27	<b>Reserved Error Bits 27</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Future Use.</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Future Use.	
Default Value:	0b							
Access:	R/W							
Future Use.								
	26	<b>Reserved Error Bits 26</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							

## ERROR - Main Graphic Arbiter Error Report

		Future Use.				
25	<b>Reserved Error Bits 25</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
24	<b>Reserved Error Bits 24</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
23	<b>Reserved Error Bits 23</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
22	<b>Reserved Error Bits 22</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
21	<b>Reserved Error Bits 21</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
20	<b>Reserved Error Bits 20</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
19	<b>Reserved Error Bits 19</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
18	<b>Reserved Error Bits 18</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> </table>	Default Value:	0b		
Default Value:	0b					

## ERROR - Main Graphic Arbiter Error Report

		Access:	R/W
Future Use.			
17	<b>Reserved Error Bits 17</b>	Default Value:	0b
		Access:	R/W
Future Use.			
16	<b>Reserved Error Bits 16</b>	Default Value:	0b
		Access:	R/W
Future Use.			
15	<b>Reserved Error Bits 15</b>	Default Value:	0b
		Access:	R/W
ctx_fault_ctxt_not_prsmt_err - The Present (P) field in the context-entry used to process the DMA request is Clear.			
14	<b>Reserved Error Bits 14</b>	Default Value:	0b
		Access:	R/W
ctx_fault_root_not_prsmt_err - The present (UP/LP) field in the root-entry used to process the untranslated request with PASID is 0.			
13	<b>Reserved Error Bits 13</b>	Default Value:	0b
		Access:	R/W
ctx_fault_pasid_not_prsnt_err - PASID Table entry to be used does not have the PRESENT flag set. This means the PASID entry is not valid.			
12	<b>Reserved Error Bits 12</b>	Default Value:	0b
		Access:	R/W
ctx_fault_pasid_ovflw_err - PASID Table size in extended context entry defines the number of PASIDs that will be supported. If hardware receives a PASID number outside the supported boundary, report as an error.			
11	<b>Reserved Error Bits 11</b>	Default Value:	0b

## ERROR - Main Graphic Arbiter Error Report

	<p>Access:</p> <p>ctx_fault_pasid_dis_err - Submission of advanced context where the PASID field is not enabled in the extended context entry.</p>	R/W
10	<p><b>Reserved Error Bits 10</b></p> <p>Default Value:</p> <p>rstrm_fault_nowb_atomic_err - All page table accesses in advanced context with A/D bits are considered as atomic operations in WB space. However if the memory type for the page table accesses come out as anything but WB, that is an error.</p>	0b
9	<p><b>Reserved</b></p>	R/W
8	<p><b>Unloaded PD Error</b></p> <p>Default Value:</p> <p>Access:</p> <p>The Cache Line containing a PD entry being accessed, was marked as invalid in the last PD load cycle.</p>	0b
7	<p><b>Reserved Error Bits 7</b></p> <p>Default Value:</p> <p>Access:</p> <p>Future Use.</p>	R/W
6	<p><b>Reserved</b></p>	
5	<p><b>Reserved</b></p>	
4	<p><b>Reserved</b></p>	
3	<p><b>Reserved</b></p>	
2	<p><b>Invalid Page Directory Entry Error</b></p> <p>Default Value:</p> <p>Access:</p> <p>PD entry's valid bit is 0.</p>	0b
1	<p><b>Reserved</b></p>	
0	<p><b>TLB Page Fault Error</b></p> <p>Default Value:</p> <p>Access:</p> <p>A TLB Page's GTT translation generated a page fault (GTT entry not valid).</p>	0b

## Main Graphic Arbiter Error Report 2

ERROR_2 - Main Graphic Arbiter Error Report 2						
DWord	Bit	Description				
0	31:0	<p><b>Main Graphic Arbiter Error Report 2</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Bit [31:6] - Reserved.      Bit [5:0] - tlbpPEND_REG_FAULTCNT[5:0].</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Main Graphic Arbiter Error Report 3

ERROR_3 - Main Graphic Arbiter Error Report 3							
DWord	Bit	Description					
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000h	Access:	RO	
Default Value:	0000h						
Access:	RO						
15	<b>Error3 Bits 15</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Future Use.	Default Value:	0b	Access:	R/W		
Default Value:	0b						
Access:	R/W						
14	<b>Error3 Error Bits 14</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Future Use.	Default Value:	0b	Access:	R/W		
Default Value:	0b						
Access:	R/W						
13	<b>Error3 Error Bits 13</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Future Use.	Default Value:	0b	Access:	R/W		
Default Value:	0b						
Access:	R/W						
12	<b>Error3 Error Bits 12</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Future Use.	Default Value:	0b	Access:	R/W		
Default Value:	0b						
Access:	R/W						
11	<b>Error3 Error Bits 11</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> invalid_varmtrr_overlap_memtype_rd.	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b						
Project:	CHV, BSW						
Access:	R/W						

## ERROR\_3 - Main Graphic Arbiter Error Report 3

	10	<b>Error3 Error Bits 10</b> Default Value: 0b Project: CHV, BSW Access: R/W invalid_varmtrr_overlap_memtype_wr.
	9	<b>Error3 Error Bits 9</b> Default Value: 0b Project: CHV, BSW Access: R/W invalid_default_memtype_value_rd.
	8	<b>Error3 Error Bits 8</b> Default Value: 0b Project: CHV, BSW Access: R/W invalid_default_memtype_value_wr.
	7	<b>Error3 Error Bits 7</b> Default Value: 0b Project: CHV, BSW Access: R/W invalid_varmtrr_memtype_value_rd.
	6	<b>Error3 Error Bits 6</b> Default Value: 0b Project: CHV, BSW Access: R/W invalid_varmtrr_memtype_value_wr.
	5	<b>Error3 Error Bits 5</b> Default Value: 0b Project: CHV, BSW Access: R/W invalid_fixedmtrr_memtype_value_rd.
	4	<b>Error3 Error Bits 4</b>

## ERROR\_3 - Main Graphic Arbiter Error Report 3

		<table border="1"> <tr><td>Default Value:</td><td>0b</td></tr> <tr><td>Project:</td><td>CHV, BSW</td></tr> <tr><td>Access:</td><td>R/W</td></tr> <tr><td colspan="2">invalid_fixedmtrr_memtype_value_wr.</td></tr> </table>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W	invalid_fixedmtrr_memtype_value_wr.	
Default Value:	0b									
Project:	CHV, BSW									
Access:	R/W									
invalid_fixedmtrr_memtype_value_wr.										
	3	<p><b>Error3 Error Bits 3</b></p> <table border="1"> <tr><td>Default Value:</td><td>0b</td></tr> <tr><td>Project:</td><td>CHV, BSW</td></tr> <tr><td>Access:</td><td>R/W</td></tr> <tr><td colspan="2">gttc_internal_error.</td></tr> </table>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W	gttc_internal_error.	
Default Value:	0b									
Project:	CHV, BSW									
Access:	R/W									
gttc_internal_error.										
	2	<p><b>Error3 Error Bits 2</b></p> <table border="1"> <tr><td>Default Value:</td><td>0b</td></tr> <tr><td>Project:</td><td>CHV, BSW</td></tr> <tr><td>Access:</td><td>R/W</td></tr> <tr><td colspan="2">ctrl_pavp_invalidate_err.</td></tr> </table>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W	ctrl_pavp_invalidate_err.	
Default Value:	0b									
Project:	CHV, BSW									
Access:	R/W									
ctrl_pavp_invalidate_err.										
	1	<p><b>Error3 Error Bits 1</b></p> <table border="1"> <tr><td>Default Value:</td><td>0b</td></tr> <tr><td>Access:</td><td>R/W</td></tr> <tr><td colspan="2">tlbpend_internal_error.</td></tr> </table>	Default Value:	0b	Access:	R/W	tlbpend_internal_error.			
Default Value:	0b									
Access:	R/W									
tlbpend_internal_error.										
	0	<p><b>Error3 Error Bits 0</b></p> <table border="1"> <tr><td>Default Value:</td><td>0b</td></tr> <tr><td>Access:</td><td>R/W</td></tr> <tr><td colspan="2">reg_wrid_internal_error.</td></tr> </table>	Default Value:	0b	Access:	R/W	reg_wrid_internal_error.			
Default Value:	0b									
Access:	R/W									
reg_wrid_internal_error.										

## Main Graphic Arbiter Error Report Register

### GFX\_ARB\_ERROR\_RPT - Main Graphic Arbiter Error Report Register

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: RenderCS

Default Value: 0x00000000

Access: R/W

Size (in bits): 32

Trusted Type: 1

Address: 040A0h

This register is used to report error conditions. Error bits are writable.

DWord	Bit	Description
0	31:16	<b>Reserved</b> Format: MBZ
	15:9	<b>Reserved</b>
	8	<b>Unloaded PD Error</b> The Cache Line containing a PD entry being accessed was marked as invalid in the last PD load cycle.
	7	<b>Reserved</b>
	6	<b>Reserved</b>
	5	<b>Reserved</b>
	4	<b>Reserved</b>
	3	<b>Hardware Status Page Fault Error</b> HWSP's GTT translation generated a page fault (GTT entry not valid).
	2	<b>Invalid Page Directory entry error</b> PD entry's valid bit is 0.
	1	<b>Context Page Fault Error</b> A Context Page's GTT translation generated a page fault (GTT entry not valid).
	0	<b>TLB Page Fault Error</b> A TLB Page's GTT translation generated a page fault (GTT entry not valid).

## MASTER\_INT\_CTL

MASTER_INT_CTL - MASTER_INT_CTL						
DWord	Bit	Description				
0	31	<p><b>MASTER_INTERRUPT_ENABLE</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>THIS IS THE MASTER CONTROL FOR GRAPHICS INTERRUPT.    this must be enabled for any of these interrupts to propagate to PCI dev2 interrupt processing.    0b - master interrupt disable, 1b - master interrupt enable</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	30	<p><b>PCU_INTERRUPT_PENDING</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates if iterrups of this category is pending.</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	29:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00000b	Access:	RO
Default Value:	00000b					
Access:	RO					
	7	<p><b>WDBOX_OACS_INTERRUPT_PENDING</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates if iterrups of this category is pending.</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	6	<p><b>VEBOX_INTERRUPT_PENDING</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> </table>	Default Value:	0b		
Default Value:	0b					

<b>MASTER_INT_CTL - MASTER_INT_CTL</b>			
		Access:	RO
This field indicates if iterrups of this category is pending.			
5	<b>Reserved</b>		
4	<b>GTPM_INTERRUPT_PENDING</b>		
	Default Value:	0b	
	Access:	RO	
This field indicates if iterrups of this category is pending.			
3	<b>VCS2_INTERRUPT_PENDING</b>		
	Default Value:	0b	
	Access:	RO	
This field indicates if iterrups of this category is pending.			
2	<b>VCS1_INTERRUPT_PENDING</b>		
	Default Value:	0b	
	Access:	RO	
This field indicates if iterrups of this category is pending.			
1	<b>BLITTER_INTERRUPT_PENDING</b>		
	Default Value:	0b	
	Access:	RO	
This field indicates if iterrups of this category is pending.			
0	<b>RENDER_INTERRUPT_PENDING</b>		
	Default Value:	0b	
	Access:	RO	
This field indicates if iterrups of this category is pending.			

## Master start timer

MASTIMER - Master start timer						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000001 Size (in bits): 32						
Address: 0B438h						
DWord	Bit	Description				
0	31:0	<b>Master start timer value</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000001b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Master Start Timer (MSTSTTMR).            Ipcfg_Ipfcc_master_start_timer [31:0]. So many clocks are expired before starting the rest of the counters. Time to wait is 256 * value clocks.            Value for this register cannot be 0.</p>	Default Value:	00000000000000000000000000000001b	Access:	R/W
Default Value:	00000000000000000000000000000001b					
Access:	R/W					

## Max Outstanding Pending TLB Requests 0

GFX_PEND_TLB_0 - Max Outstanding Pending TLB Requests 0						
DWord	Bit	Description				
0	31	<b>TEX Limit Enable Bit</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit is used to enable the pending TLB requests limitation function for the Texture Cache. When set, the number of internal pending read requests which require a TLB read does not exceed the programmed counter value.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	30	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	29:24	<b>TEX TLB Limit Count</b> <table border="1"> <tr> <td>Default Value:</td> <td>000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the MAX number of Allowed internal pending read requests which require a TLB read.</p>	Default Value:	000000b	Access:	R/W
Default Value:	000000b					
Access:	R/W					
	23	<b>DC Limit Enable Bit</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit is used to enable the pending TLB requests limitation function for the Instruction Cache. When set, the number of internal pending read requests which require a TLB read does not exceed the programmed counter value.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	22	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	21:16	<b>DC TLB Limit Count</b> <table border="1"> <tr> <td>Default Value:</td> <td>000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the MAX number of Allowed internal pending read requests which require a TLB read.</p>	Default Value:	000000b	Access:	R/W
Default Value:	000000b					
Access:	R/W					

**GFX\_PEND\_TLB\_0 - Max Outstanding Pending TLB Requests 0**

	15	<b>VF Limit Enable Bit</b>	Default Value:	0b
		Access:		R/W
	This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch. When set, the number of internal pending read requests which require a TLB read does not exceed the programmed counter value.			
	14	<b>Reserved</b>	Default Value:	0b
		Access:		RO
	13:8	<b>VF TLB Limit Count</b>	Default Value:	000000b
		Access:		R/W
	This is the MAX number of Allowed internal pending read requests which require a TLB read.			
	7	<b>VMC Limit Enable bit</b>	Default Value:	0b
		Access:		R/W
	This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation. When set, the number of internal pending read requests which require a TLB read does not exceed the programmed counter value.			
	6	<b>Reserved</b>	Default Value:	0b
		Access:		RO
	5:0	<b>VMC TLB Limit Count</b>	Default Value:	000000b
		Access:		R/W
	This is the MAX number of Allowed internal pending read requests which require a TLB read.			

## Max Outstanding Pending TLB Requests 1

GFX_PEND_TLB_1 - Max Outstanding Pending TLB Requests 1						
DWord	Bit	Description				
0	31	<b>SOL Limit Enable Bit</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit is used to enable the pending TLB requests limitation function for the SOL. When set, the number of internal pending read requests which require a TLB read does not exceed the programmed counter value.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	30	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	29:24	<b>SOL TLB Limit Count</b> <table border="1"> <tr> <td>Default Value:</td> <td>000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the MAX number of Allowed internal pending read requests which require a TLB read.</p>	Default Value:	000000b	Access:	R/W
Default Value:	000000b					
Access:	R/W					
	23	<b>L3 Limit Enable Bit</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit is used to enable the pending TLB requests limitation function for the L3. When set, the number of internal pending read requests which require a TLB read does not exceed the programmed counter value.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	22	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	21:16	<b>L3 TLB Limit Count</b> <table border="1"> <tr> <td>Default Value:</td> <td>000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the MAX number of Allowed internal pending read requests which require a TLB read.</p>	Default Value:	000000b	Access:	R/W
Default Value:	000000b					
Access:	R/W					

## GFX\_PEND\_TLB\_1 - Max Outstanding Pending TLB Requests 1

	15	<b>RCZ Limit Enable Bit</b>	Default Value:  Access:	0b  R/W
This bit is used to enable the pending TLB requests limitation function for the Render Depth Cache. When set, the number of internal pending read requests which require a TLB read does not exceed the programmed counter value.				
	14	<b>Reserved</b>	Default Value:  Access:	0b  RO
RCZ TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read.				
	13:8	<b>RCZ TLB Limit Count</b>	Default Value:  Access:	000000b  R/W
	7	<b>RCC Limit Enable bit</b>	Default Value:  Access:	0b  R/W
This bit is used to enable the pending TLB requests limitation function for the Render Color Cache. When set, the number of internal pending read requests which require a TLB read does not exceed the programmed counter value.				
	6	<b>Reserved</b>	Default Value:  Access:	0b  RO
	5:0	<b>RCC TLB Limit Count</b>	Default Value:  Access:	000000b  R/W
This is the MAX number of Allowed internal pending read requests which require a TLB read.				

## MAX Requests Allowed - GAM

<b>GFX_MAX_REQ_COUNT - MAX Requests Allowed - GAM</b>			
Programmable Request Count - GAM			
DWord	Bit	Description	
0	31:26	<b>GAP Writes Max Request Limit Count</b>	
		Default Value:	010000b
		Access:	R/W
		This is the MAX number of Allowed Write Requests Count - These counters keep track of the accepted write requests from all GAP clients (RCZ, HiZ, Stc, RCC, L3). Minimum count value must be = 1.	
	25:20	<b>CVS Max Request Limit Count</b>	
		Default Value:	111111b
		Access:	R/W
		This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.	
	19	<b>Reserved</b>	
		Default Value:	0b
		Access:	RO
	18:13	<b>L3 Max Request Limit Count</b>	
		Default Value:	010000b
		Access:	R/W
		This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.	
	12	<b>Reserved</b>	
		Default Value:	0b
		Access:	RO

<b>GFX_MAX_REQ_COUNT - MAX Requests Allowed - GAM</b>							
	11:6	<b>Z Request Limit Count</b>					
<table border="1"> <tr> <td>Default Value:</td><td>000100b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.</p>				Default Value:	000100b	Access:	R/W
Default Value:	000100b						
Access:	R/W						
	5:0	<b>RCC Request Limit Count</b>					
<table border="1"> <tr> <td>Default Value:</td><td>000001b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.</p>				Default Value:	000001b	Access:	R/W
Default Value:	000001b						
Access:	R/W						

## MAX Requests Allowed - MFX

MEDIA_MAX_REQ_COUNT - MAX Requests Allowed - MFX			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x10201020 Size (in bits): 32			
Address: 04AA0h			
Programmable Request Count - MFX			
DWord	Bit	Description	
0	31:24	<b>GFX Max Request Limit Count</b>	
		Default Value:	00010000b
	23:16	Access:	R/W
		This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.	
		<b>MFX Max Request Limit Count</b>	
		Default Value:	00100000b
	15:14	Access:	R/W
		This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.	
	13:8	<b>Reserved</b>	
		Default Value:	00b
	7:6	Access:	RO
		<b>VLF Max Request Limit Count</b>	
	7:6	Default Value:	010000b
		Access:	R/W
	This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.		
	7:6	<b>Reserved</b>	
		Default Value:	00b
		Access:	RO

**MEDIA\_MAX\_REQ\_COUNT - MAX Requests Allowed - MFX**

	5:0	<b>MFX Max Request Limit Count</b>
		Default Value:
		100000b
		Access:
		R/W
		This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.

## MAX Requests Allowed - VEBX and BLT

<b>VEBX_BLIT_MAX_REQ_COUNT - MAX Requests Allowed - VEBX and BLT</b>								
Register Space: MMIO: 0/2/0								
Project: CHV, BSW								
Source: PRM								
Default Value: 0x08081020								
Size (in bits): 32								
Address: 04AA8h								
Programmable Request Count - VEBX and BLT								
DWord	Bit	Description						
0	31:24	<b>BLT Max Request Limit Count</b> <table border="1"> <tr> <td>Default Value:</td><td>00001000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).</td></tr> </table>	Default Value:	00001000b	Access:	R/W	This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).	
Default Value:	00001000b							
Access:	R/W							
This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).								
23:16	<b>VEBX Max Request Limit Count</b> <table border="1"> <tr> <td>Default Value:</td><td>00001000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).</td></tr> </table>	Default Value:	00001000b	Access:	R/W	This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).		
Default Value:	00001000b							
Access:	R/W							
This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).								
15:8	<b>VLF1 Max Request Limit Count</b> <table border="1"> <tr> <td>Default Value:</td><td>00010000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).</td></tr> </table>	Default Value:	00010000b	Access:	R/W	This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).		
Default Value:	00010000b							
Access:	R/W							
This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).								
7:0	<b>MFX1 Max Request Limit Count</b> <table border="1"> <tr> <td>Default Value:</td><td>00100000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).</td></tr> </table>	Default Value:	00100000b	Access:	R/W	This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).		
Default Value:	00100000b							
Access:	R/W							
This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).								

## MBC Control Register

MBCTL - MBC Control Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0907Ch				
MBC Control Register				
DWord	Bit	Description		
0	31:17	<b>ECORSVD</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> ECO purposes Reserved	Access:	R/W
Access:	R/W			
16	<b>Fuse Write to VCR as Nonposted</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> 0 - Default - MBCunit will send the VCR ( Fuse) writes as Posted Write cycles 1 - MBCunit will send the VCR ( Fuse) writes as Non Posted Write cycles	Access:	R/W	
Access:	R/W			
15:8	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> RSVD	Access:	RO	
Access:	RO			
7	<b>Disable Wait for G3d Outbound empty in MAE</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> 0 - Wait for SQempty for MAE update Flow 1 - MBC MAE update FSM will not wait for the SQempty to complete the FSM	Access:	R/W	
Access:	R/W			
6:5	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> RSVD	Access:	RO	
Access:	RO			
4	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> RSVD	Access:	RO	
Access:	RO			
3	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> RSVD	Access:	RO	
Access:	RO			

MBCTL - MBC Control Register				
	2	<p><b>BME Update Enable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BME update Enable -  0 - Default Mae Update is not Enable. MBC will ignore all theBME updates from SA.  1- BME update is Enabled.</p>	Access:	R/W
Access:	R/W			
	1	<p><b>MAE Update Enable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MAE update Enable -  0 - Default Mae Update is not Enable. MBC will ignore all the MAE updates from SA.  1- MAE update is Enabled. MBC will respond to the MAE updates.</p>	Access:	R/W
Access:	R/W			
	0	<p><b>RSVD</b></p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>0 = Use MBC to GAM path with 8B reads (default)  1 = Use MBC to Config Agent register interface with 4B reads</p>	Access:	RO
Access:	RO			

## MBDSM

MBDSM - MBDSM		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 1080C0h		
Mirror of base of data stolen memory. Simply a read-only alias to the configuration registers. Used by the MBC for boot context fetches. This register contains the base address of Graphics Data Stolen DRAM memory. Note: This register is in device 0, 0xB0. Mirrored into device2, 0x5C. Graphics Stolen Memory is within DRAM space. The base of stolen memory will always be below 4G		
DWord	Bit	Description
0	31:20	<b>BDSM</b>
		Default Value: 000h Access: RO
	BDSM: BASE_OF_Data_STOLEN_MEMORY. This register contains bits 31 to 20 of the base address of Data stolen DRAM memory. For certain GTLC generated accesses, this base register will be added to GTLC provided offset address, forming the full physical address for the PFI fabric. This is also used as a base for VGA paged accesses.	
	19:1	<b>RESERVED</b>
		Default Value: 00000h Access: RO
	Reserved	
0	0	<b>BDSM_LOCK</b>
		Default Value: 0b Access: RO
When set to 1b, this bit will lock all the bits in this register, including itself		

## MBGSM

<b>MBGSM - MBGSM</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	108100h			
<p>Mirror of base of graphics stolen memory. Simply a read-only alias to the configuration registers.</p> <p>Used by the MBC for boot context fetches.</p> <p>Base of GTT table in Gfx Stolen Memory Note : This register is located in device 0, 0xB4. Mirrored into Device 2. The GTT table is located within Graphics Stolen Memory in DRAM space.</p> <p>The base of stolen memory will always be below 4G.</p>				
DWord	Bit	Description		
0	31:20	<b>BGSM</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>BGSM: Gfx Base of GTT Stolen Memory. This register contains bits 31 to 20 of the base address of GTT Table in stolen DRAM memory.</p> <p>BIOS determines base of GTT stolen memory by subtracting the GTT graphics stolen memory size (PCI offset 50 bits 9:8) from the Graphics Base of Data stolen(PCI offset 5C bits 31:20).</p>	Default Value:	000h
Default Value:	000h			
Access:	RO			
<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved</p>	Default Value:	00000h	Access:	RO
Default Value:	00000h			
Access:	RO			
0	0	<b>BGSM_LOCK</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This bit will lock all writeable settings in this register including itself</p>	Default Value:	0b
Default Value:	0b			
Access:	RO			

## MD

MD - MD		
Message Data		
DWord	Bit	Description
0	31:16	<b>RESERVED</b>
		Default Value: 0000h
		Access: RO
	15:0	<b>DATA</b>
		Default Value: 0000h
		Access: R/W
		MD: This 16-bit field is programmed by system software. This forms the lower word of data for the MSI write transaction.

## MEDFW\_ACK

MEDFW_ACK - MEDFW_ACK								
DWord	Bit	Description						
0	31:16	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved.</td><td></td></tr> </table>	Default Value:	0000h	Access:	RO	Reserved.	
Default Value:	0000h							
Access:	RO							
Reserved.								
	15:0	<b>FWAKEMEDIAACK</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Force Wake Media request bits. Driver must poll on the corresponding bit to confirm that the well has woken. For example, if 13_00B8[0] is written to a 1 (along with 13_00B8[16]='1'), then bit0 of this register indicates when the force wake request has been completed.</p>	Default Value:	0000h	Access:	RO		
Default Value:	0000h							
Access:	RO							

## Media 1 TLB Control Register

M1TCR - Media 1 TLB Control Register						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04264h						
DWord	Bit	Description				
0	31:1	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
	0	<b>Invalidate TLBs on the corresponding Engine</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## Media 2 TLB Control Register

M2TCR - Media 2 TLB Control Register				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	04268h			
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	RO			
	0	<b>Invalidate TLBs on the corresponding Engine</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.</p>	Default Value:	0b
Default Value:	0b			
Access:	R/W			

## Media forcewake request

<b>MEDFW_REQ - Media forcewake request</b>					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	PRM				
Default Value:	0x00000000				
Size (in bits):	32				
Address:	1300B8h				
<p>This register contains per thread force wake request bits for the Render power Well. The upper 16 bits act as masks for the lower 16 bits. Bit 31 masks bit 15 and bit 16 masks bit 0.</p> <ol style="list-style-type: none"> <li>1. Driver writes to GPM force wake request bit. (VV will have a Render(13_00B0(15:0)) and a Media (13_00B8(15:0)) bits.)</li> <li>2. The GPM responds by writing (via PLINK) to 1300B4[15:0] or 1300BC[15:0] register.</li> <li>3. Driver polls (1300B4[15:0] and/or 1300BC[15:0])status until 1... indicating that that well has completed wake sequence.</li> </ol> <p>Since the registers are per thread, only the specific bit that was forced should be checked for status.</p>					
DWord	Bit	Description			
0	31:16	<b>FWAKEMEDIAREQMSK</b>			
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Mask bits for lower 16 bits to avoid a read modify/write.  If '0', the corresponding bit in [15:0] is not changed.  If '1', the corresponding bit in [15:0] is changed to the value in [15:0]</p>	Default Value:	0000h	Access:
Default Value:	0000h				
Access:	RO				
15	<b>FWAKEMEDIAREQ15</b>				
	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Force Wake Media request 15.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
14	<b>FWAKEMEDIAREQ14</b>				
	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Force Wake Render request 14.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
13	<b>FWAKEMEDIAREQ13</b>				
	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				

## **MEDFW\_REQ - Media forcewake request**

		Force Wake Render request 13.				
12	<b>FWAKEMEDIAREQ12</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 12.				
11	<b>FWAKEMEDIAREQ11</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 11.				
10	<b>FWAKEMEDIAREQ10</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 10.				
9	<b>FWAKEMEDIAREQ9</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 9.				
8	<b>FWAKEMEDIAREQ8</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 8.				
7	<b>FWAKEMEDIAREQ7</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 7.				
6	<b>FWAKEMEDIAREQ6</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 6.				
5	<b>FWAKEMEDIAREQ5</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> </table>	Default Value:	0b		
Default Value:	0b					

## MEDFW\_REQ - Media forcewake request

		Access:	R/W
Force Wake Render request 5.			
4	<b>FWAKEMEDIAREQ4</b>	Default Value:	0b
		Access:	R/W
Force Wake Render request 4.			
3	<b>FWAKEMEDIAREQ3</b>	Default Value:	0b
		Access:	R/W
Force Wake Render request 3.			
2	<b>FWAKEMEDIAREQ2</b>	Default Value:	0b
		Access:	R/W
Force Wake Render request 2.			
1	<b>FWAKEMEDIAREQ1</b>	Default Value:	0b
		Access:	R/W
Force Wake Render request 1.			
0	<b>FWAKEMEDIAREQ0</b>	Default Value:	0b
		Access:	R/W
Force Wake Render request 0.			

## Media Power Meter Counter

MPMCNT - Media Power Meter Counter		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 0A270h-0A273h		
DWord	Bit	Description
0	31	<b>Media Power Meter Counter Overflow</b>
	30:0	<b>Media PWRMTR Counter</b>
		Access: RO
		Access: RO

## Media Power Meter Counter No Clear

<b>MPMCNTCLR - Media Power Meter Counter No Clear</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0A288h-0A28Bh						
Formerly cleared the count and the overflow bit, but now it is just a read-only value.						
DWord	Bit	Description				
0	31	<b>Media Power Meter Counter Overflow No Clear</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> <tr> <td colspan="2" style="padding: 2px;">Formerly cleared the overflow bit, but now it is just a read-only value.</td></tr> </table>	Access:	RO	Formerly cleared the overflow bit, but now it is just a read-only value.	
Access:	RO					
Formerly cleared the overflow bit, but now it is just a read-only value.						
30:0	<b>Media PWRMTR Counter No Clear</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> <tr> <td colspan="2" style="padding: 2px;">Formerly cleared the count, but now is just a read-only value.</td></tr> </table>	Access:	RO	Formerly cleared the count, but now is just a read-only value.		
Access:	RO					
Formerly cleared the count, but now is just a read-only value.						

## MEDIARC0COUNTER

<b>MEDIARC0COUNTER - MEDIARC0COUNTER</b>								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32 Address: 13811Ch								
<b>Description</b>		<b>Project</b>						
This register contains the total RC0 residency (Media powered on and clocks running) time that Media was in since boot. SOXi Context Save/Restore : No The 40-bit HW counter will wrap around. The only clear condition is CZ reset. When 0x13_8104[15] is set to zero, bits 31:0 of the 40-bit counter are reported. When 0x13_8104[15] is set to one, bits 39:8 of the 40-bit counter are reported. The units are CZ clock cycles. It is up to SW to periodically read this register and do a difference from the last time it was read. The primary usage for this register is for power characterization. 0x13_8104[5] controls if this register should count or if it should be gated: 0= clear, 1=count This register will be cleared when A024[8] is set to 1		CHV, BSW						
This register contains the total RC0 residency (Media powered on and clocks running) time that Media was in since boot. SOXi Context Save/Restore : No The 40-bit HW counter will wrap around. The only clear condition is CZ reset. When 0x13_8104[15] is set to zero, bits 31:0 of the 40-bit counter are reported. When 0x13_8104[15] is set to one, bits 39:8 of the 40-bit counter are reported. The units are CZ clock cycles. It is up to SW to periodically read this register and do a difference from the last time it was read. The primary usage for this register is for power characterization. 0x13_8104[5] controls if this register should count or if it should be gated: 0= clear, 1=count		CHV, BSW						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<b>MEDIARC0TIME</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Media RC0 Residency Counter.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Media RC0 Residency Counter.	
Default Value:	00000000h							
Access:	RO							
Media RC0 Residency Counter.								

## MEDIARC1COUNTER

MEDIARC1COUNTER - MEDIARC1COUNTER						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	138114h					
<p>This register contains the total RC1 residency (Media powered on and clock gated) time that Media was in since boot.</p> <p>SOXi Context Save/Restore : No</p> <p>The 40-bit HW counter will wrap around. The only clear condition is CZ reset.</p> <p>When 0x13_8104[15] is set to zero, bits 31:0 of the 40-bit counter are reported. When 0x13_8104[15] is set to one, bits 39:8 of the 40-bit counter are reported.</p> <p>The units are CZ clock cycles.</p> <p>It is up to SW to periodically read this register and do a difference from the last time it was read. The primary usage for this register is for power characterization.</p> <p>0x13_8104[3] controls if this register should count or if it should be gated: 0= clear, 1=count</p>						
DWord	Bit	Description				
0	31:0	<p><b>MEDIARC1TIME</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Media RC1 Residency Counter.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## MEDIARC6COUNTER

MEDIARC6COUNTER - MEDIARC6COUNTER						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 13810Ch						
<p>This register contains the total RC6 residency (Media power gated and clock gated) time that Media was in since boot. The counter will wrap around.</p> <p>SOXi Context Save/Restore : No</p> <p>The time is given in units of CZ clock cycles. The counter will reset on CZ reset going high.</p> <p>This means that a warm reset will also reset this counter and it will also wrap around when it reaches max with no indication that an overflow occurred.</p> <p>This register will freeze the count value (stop counting, but not reset) when pmu_gvd_renwakeack_nczfwoh=1.</p> <p>This register will count whenever pmu_gvd_renwakeack_nczfwoh=0.</p> <p>When 0x13_8104[15] is set to zero, bits 31:0 of the 40-bit counter are reported. When 0x13_8104[15] is set to one, bits 39:8 of the 40-bit counter are reported.</p> <p>The units are CZ clock cycles.</p> <p>It is up to SW to periodically read this register and do a difference from the last time it was read. The primary usage for this register is for power characterization.</p> <p>0x13_8104[1] controls if this register should count or if it should be gated: 0= clear, 1=count</p>						
DWord	Bit	Description				
0	31:0	<p><b>MEDIARC6TIME</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Media Residency Counter.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## MEMBOUNDCOUNTER

MEMBOUNDCOUNTER - MEMBOUNDCOUNTER						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 138120h						
SOXi Context Save/Restore : No						
The 40-bit HW counter will wrap around. The only clear condition is CZ reset.						
When 0x13_8104[15] is set to zero, bits 31:0 of the 40-bit counter are reported. When 0x13_8104[15] is set to one, bits 39:8 of the 40-bit counter are reported.						
The units are CZ clock cycles.						
It is up to SW to periodically read this register and do a difference from the last time it was read. The primary usage for this register is for power characterization.						
0x13_8104[6] controls if this register should count or if it should be gated: 0= clear, 1=count						
DWord	Bit	Description				
0	31:0	<b>MEMBOUNDTIME</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Render RC0 Residency Counter.	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Message Register

MSGREG - Message Register								
DWord	Bit	Description						
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Default Value:	0000h	Access:	RO	Reserved.	
Default Value:	0000h							
Access:	RO							
Reserved.								
15	<b>GO_PROTOCOL_GAM_REQUEST15</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Default Value:	0b	Access:	R/W	Reserved.		
Default Value:	0b							
Access:	R/W							
Reserved.								
14	<b>GO_PROTOCOL_GAM_REQUEST14</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Default Value:	0b	Access:	R/W	Reserved.		
Default Value:	0b							
Access:	R/W							
Reserved.								
13	<b>GO_PROTOCOL_GAM_REQUEST13</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Default Value:	0b	Access:	R/W	Reserved.		
Default Value:	0b							
Access:	R/W							
Reserved.								
12	<b>GO_PROTOCOL_GAM_REQUEST12</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Default Value:	0b	Access:	R/W	Reserved.		
Default Value:	0b							
Access:	R/W							
Reserved.								
11	<b>GO_PROTOCOL_GAM_REQUEST11</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Default Value:	0b	Access:	R/W	Reserved.		
Default Value:	0b							
Access:	R/W							
Reserved.								
10	<b>GO_PROTOCOL_GAM_REQUEST10</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Default Value:	0b	Access:	R/W	Reserved.		
Default Value:	0b							
Access:	R/W							
Reserved.								

## MSGREG - Message Register

		<b>GO_PROTOCOL_GAM_REQUEST9</b>
	9	Default Value: 0b Access: R/W Reserved.
	8	<b>GO_PROTOCOL_GAM_REQUEST8</b> Default Value: 0b Access: R/W Reserved.
	7	<b>GO_PROTOCOL_GAM_REQUEST7</b> Default Value: 0b Access: R/W Reserved.
	6	<b>GO_PROTOCOL_GAM_REQUEST6</b> Default Value: 0b Access: R/W Reserved.
	5	<b>GO_PROTOCOL_GAM_REQUEST5</b> Default Value: 0b Access: R/W Reserved.
	4	<b>GO_PROTOCOL_GAM_REQUEST4</b> Default Value: 0b Access: R/W Reserved.
	3	<b>GO_PROTOCOL_GAM_REQUEST3</b> Default Value: 0b Access: R/W Reserved.
	2	<b>GO_PROTOCOL_GAM_REQUEST2</b> Default Value: 0b Access: R/W Reserved.
	1	<b>GO_PROTOCOL_GAM_REQUEST1</b> Default Value: 0b Access: R/W Reserved.
	0	<b>GO_PROTOCOL_GAM_REQUEST0</b> Default Value: 1b

## MSGREG - Message Register

		Access:	R/W
0 - GPM to GAM Busy Ack Indication.			
1 - GPM to GAM Idle Ack Indication.			

## Messaging Register for GPMunit

MSG_GPM - Messaging Register for GPMunit				
DWord	Bit	Description		
0	31:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	15	<p><b>GPM Messages Bit 15</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W
Access:	R/W			
	14	<p><b>GPM Messages Bit 14</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W
Access:	R/W			
	13	<p><b>GPM Messages Bit 13</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W
Access:	R/W			
	12	<p><b>GPM Messages Bit 12</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W
Access:	R/W			
	11	<p><b>GPM Messages Bit 11</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W
Access:	R/W			

## MSG\_GPM - Messaging Register for GPMunit

	10	<b>GPM Messages Bit 10</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Placeholder for GPM Messsages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W		
Access:	R/W					
	9	<b>GPM Messages Bit 9</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Placeholder for GPM Messsages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W		
Access:	R/W					
	8	<b>GPM Messages Bit 8</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Placeholder for GPM Messsages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W		
Access:	R/W					
	7	<b>GPM Messages Bit 7</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Placeholder for GPM Messsages RPMunit could self-clear these bits upon sampling.</p>	Project:	CHV, BSW	Access:	R/W
Project:	CHV, BSW					
Access:	R/W					
	6	<b>GPM Messages Bit 6</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Placeholder for GPM Messsages. RPMunit could self-clear these bits upon sampling.</p>	Project:	CHV, BSW	Access:	R/W
Project:	CHV, BSW					
Access:	R/W					
	5	<b>GPM Messages Bit 5</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Placeholder for GPM Messsages. RPMunit could self-clear these bits upon sampling.</p>	Project:	CHV, BSW	Access:	R/W
Project:	CHV, BSW					
Access:	R/W					
	4	<b>Request to send CPD Exit Ack Message on EventBus (U2C)</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Request from GPMunit for RPMunit to send CPD_EXIT_ACK message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W		
Access:	R/W					
	3	<b>Request to send CPD Enter Ack Message on EventBus (U2C)</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Request from GPMunit for RPMunit to send CPD_ENTER_ACK message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W		
Access:	R/W					

MSG_GPM - Messaging Register for GPMunit				
	2	<b>Request to send Credit Active Deassert Message on EventBus (U2C)</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Request from GPMunit for RPMunit to send CREDIT_ACTIVE_DEASSERT message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W
Access:	R/W			
	1	<b>Request to send Credit Active Assert Message on EventBus (U2C)</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Request from GPMunit for RPMunit to send CREDIT_ACTIVE_ASSERT message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W
Access:	R/W			
	0	<b>Request to send IDI Shutdown Ack Message on EventBus (U2C)</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Request from GPMunit for RPMunit to send IDI_SHUTDOWN_ACK message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W
Access:	R/W			

## Messaging Register for MDRBunit

MSG_MDRB - Messaging Register for MDRBunit					
DWord	Bit	Description			
0	31:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO				
15:2	<p><b>MDRB Messages</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Placeholder for MDRB Messages. MDRBunit could self-clear these bits upon sampling.</p>	Access:	R/W		
Access:	R/W				
1	<p><b>RFO Enable/Disable Ack for RPM (internal) RFO Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RFO Enable/Disable Ack for Internal RFO Request. Enable Ack = 1'b1 Disable Ack = 1'b0</p>	Access:	R/W		
Access:	R/W				
0	<p><b>RFO Enable/Disable Ack for U2C (Evtentbus) RFO Request</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RFO Enable/Disable Ack for U2C RFO Request. Enable Ack = 1'b1 Disable Ack = 1'b0</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				

## Messaging Register for MGSRunit

MSG_MGSR - Messaging Register for MGSRunit				
DWord	Bit	Description		
0	31:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
15:0	<p><b>MGSR Messages</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Placeholder for MGSR Messages. MGSRunit could self-clear these bits upon sampling.</p>	Access:	R/W	
Access:	R/W			

## MFC\_AVC CABAC INSERTION COUNT

<b>AVC CABAC INSERTION COUNT -</b> <b>MFC_AVC CABAC INSERTION COUNT</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128ACh	
Valid Projects:	CHV, BSW	
This register stores the count in bytes of <b>CABAC ZERO_WORD insertion</b> . It is primarily provided for statistical data gathering.		
DWord	Bit	Description
0	31:0	<b>MFC AVC Cabac Insertion Count</b> Total number of bytes in the bitstream output before for the CABAC zero word insertion. This count is updated each time when the insertion count is incremented.

## MFC\_AVC Bitstream Decoding Front-End Parsing Logic Error Counter

<b>MFC_VIN_AVD_ERROR_CNTR - MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter</b>					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	VideoCS				
Default Value:	0x00000000				
Access:	R/W				
Size (in bits):	32				
Trusted Type:	1				
Address:	12804h				
Valid Projects:	CHV, BSW				
DWord	Bit	Description			
0 avd_error_flagsR[31:0]	31:0	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ				

## MFC Image Status Control

MFC_IMAGE_STATUS_CONTROL - MFC Image Status Control					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1					
Address: 128B8h Valid Projects: CHV, BSW					
This register stores the suggested data for next frame in multi-pass.					
DWord	Bit	Description			
0	31:24	<b>Cumulative slice delta QP</b>			
	23:16	<b>QP Value</b> suggested slice QP delta value for frame level Rate control. This value can be +ve or -ve			
	15	<b>QP-Polarity Change</b> Cumulative slice delta QP polarity change.			
	14:13	<b>Num-Pass Polarity Change</b> Number of passes after cumulative slice delta QP polarity changes.			
	12	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:
Project:	CHV, BSW				
Format:	MBZ				
11:8	<b>Total Num-Pass</b>				
7:4	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ		
Format:	MBZ				
3	<b>Missing Huffman Code</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table> Jpeg HW encoder reports if Huffman table entry is missing.	Project:	CHV, BSW		
Project:	CHV, BSW				
2	<b>Panic</b> Panic triggered to avoid too big packed file.				
1	<b>Frame Bit Count</b> Frame Bit count over-run/under-run flag				
0	<b>Max Conformance Flag</b> Max Macroblock conformance flag or Frame Bit count over-run/under-run				

## MFC Image Status Mask

<b>MFC_IMAGE_STATUS_MASK - MFC Image Status Mask</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128B4h	
Valid Projects:	CHV, BSW	
This register stores the image status(flags).		
DWord	Bit	Description
0	31:0	<b>Control Mask</b> Control Mask for dynamic frame repeat.

## MFC QP Status Count

MFC_QUP_CT - MFC QP Status Count						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1						
Address: 128BCh Valid Projects: CHV, BSW						
This register stores the suggested QP COUNTS in multi-pass.						
DWord	Bit	Description				
0	31:24	<b>Cumulative QP Adjust</b> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td colspan="2">Cumulative QP adjustment after multiple passes. If there is no need to multi-pass, this value would be zero. (This is in sign magnitude form).</td></tr> </table>	Format:	U8	Cumulative QP adjustment after multiple passes. If there is no need to multi-pass, this value would be zero. (This is in sign magnitude form).	
Format:	U8					
Cumulative QP adjustment after multiple passes. If there is no need to multi-pass, this value would be zero. (This is in sign magnitude form).						
23:0	<b>Cumulative QP</b> <table border="1"> <tr> <td>Format:</td> <td>U24</td> </tr> <tr> <td colspan="2">Cumulative QP for all MB of a Frame ( Can be used for computing average QP).</td></tr> </table>	Format:	U24	Cumulative QP for all MB of a Frame ( Can be used for computing average QP).		
Format:	U24					
Cumulative QP for all MB of a Frame ( Can be used for computing average QP).						

## MFD Error Status

<b>MFD_ERROR_STATUS - MFD Error Status</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1				
Address: 12800h Valid Projects: CHV, BSW				
This register stores the error status flags and count reports by the bit-stream decoder. This register is not part of hardware context save and restore. Driver should read the content prior to starting a new batch/frame.				
DWord	Bit	Description		
0	31:20	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table> <p>This field is currently reserved</p>	Format:	MBZ
Format:	MBZ			
19:16	<b>AVC Short Format Error Flags</b> <table border="1"> <tr> <td>Exists If:</td><td>// AVC Short Format == True</td></tr> </table> <p>Bit-stream error detected by VLD short format bit-stream decoder. These flags are reset at the beginning of a frame and updated until starting of another frame.</p> <ul style="list-style-type: none"> <li>[19] – Slice Type SE Error Flag – Invalid Slice Type SE</li> <li>[18] – MMCO SE Error Flag – Invalid memory management control operation SE. MMCO Loop does not end (mmco control != 0) even after all MMCO SEs are decoded OR MMCO SEs are still being decoded and MMCO SE loop end (mmco control == 0) is hit</li> <li>[17] – Reordering IDC Error Flag – Syntax Element modification_of_pic_nums_idc &gt;= 6 OR modification_of_pic_nums_idc != 3 (end of reordering loop) but reordering count has already hit maximum value</li> <li>[16] – Premature bitstream end is hit before finishing slice header decode</li> </ul>	Exists If:	// AVC Short Format == True	
Exists If:	// AVC Short Format == True			
15:0	<b>Bit-stream Error flags</b> <table border="1"> <tr> <td>Exists If:</td><td>// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True</td></tr> </table> <p>Bitstream error detected by the VLD bit-stream decoder. These flags are reset at the beginning of a frame and updated until starting of another frame.</p> <ul style="list-style-type: none"> <li>AVC CAVLC: Please refer to AVC CAVLC table for each bit field</li> <li>AVC CABAC: Please refer to AVC CABAC table for each bit field</li> <li>VC1: Please refer to VC1 table for each bit field</li> <li>MPEG2: Please refer to MPEG2 table for each bit field</li> </ul>	Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True	
Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True			

## MFD Picture Parameter

MFD_PICTURE_PARAM - MFD Picture Parameter			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1			
Address: 12820h Valid Projects: CHV, BSW			
DWord	Bit	Description	
0	31:0	<b>Reserved</b> Format:	MBZ

## MFX\_Memory\_Latency\_Count1

MFX_LAT_CT1 - MFX_Memory_Latency_Count1		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1		
Address: 12870h Valid Projects: CHV, BSW		
This register stores the max and min memory latency counts reported on reference read requests. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:24	<b>Max Request Count</b> This field indicates the maximum number of requests allowed by the memory sub-system channel.
	23:16	<b>Current Request Count</b> This field indicates the number of requests currently outstanding in the memory sub-system. This field should report with a value of zero at the end of frame; otherwise the motion compensation engine is most likely hung waiting for read data to be returned from sub-system.
	15:8	<b>MFX Reference picture read request - Max Latency Count in 8xMedia clock cycles</b> This field reports the maximum memory latency count on all reference reads requested by the motion compensation engine.
	7:0	<b>MFX Reference picture read request - Min Latency Count in 8xMedia clock cycles</b> This field reports the minimum memory latency count on all reference reads requested by the motion compensation engine.

## MFX0 Context Element Descriptor (High Part)

<b>MFX0_CTX_EDR_H - MFX0 Context Element Descriptor (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04444h	
DWord	Bit	Description
0	31:0	<b>MFX0 Context Element Descriptor (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX0 Context Element Descriptor (Low Part)

<b>MFX0_CTX_EDR_L - MFX0 Context Element Descriptor (Low Part)</b>			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000009		
Size (in bits):	32		
Address:	04440h		
DWord	Bit	Description	
0	31:0	<b>MFX0 Context Element Descriptor (Low Part)</b>	
		Default Value:	00000009h
		Access:	R/W

## MFX0 Context Element Descriptor (Low Part)

<b>MFX0_CTX_EDR_L - MFX0 Context Element Descriptor (Low Part)</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000009 Size (in bits): 32			
Address: 04440h			
DWord	Bit	Description	
0	31:0	<b>MFX0 Context Element Descriptor</b>	
		Default Value:	00000009h
		Access:	R/W

## MFX0 Fault Counter

<b>MFX0_FAULT_CNTR - MFX0 Fault Counter</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 045A8h		
DWord	Bit	Description
0	31:0	<b>MFX0 Fault Counter</b> Default Value: 0000000h Access: RO  This counter only applies to advance context when fault and stream mode is selected.

## MFX0 Fixed Counter

MFX0_FIXED_CNTR - MFX0 Fixed Counter						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 045ACh						
DWord	Bit	Description				
0	31:0	<b>MFX0 Fixed Counter</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This counter only applies to advance context when fault and stream mode is selected.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## MFX0 PDP0/PML4/PASID Descriptor (High Part)

<b>MFX0_CTX_PDP0_H - MFX0 PDP0/PML4/PASID Descriptor (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0444Ch	
DWord	Bit	Description
0	31:0	<b>MFX0 PDP0/PML4/PASID Descriptor (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX0\_PDP0/PML4/PASID Descriptor (Low Part)

<b>MFX0_CTX_PDP0_L - MFX0_PDP0/PML4/PASID Descriptor (Low Part)</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04448h						
DWord	Bit	Description				
0	31:0	<b>MFX0_PDP0/PML4/PASID Descriptor (Low Part)</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## MFX0 PDP1 Descriptor Register (High Part)

<b>MFX0_CTX_PDP1_H - MFX0 PDP1 Descriptor Register (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04454h	
DWord	Bit	Description
0	31:0	<b>MFX0 PDP1 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX0 PDP1 Descriptor Register (Low Part)

<b>MFX0_CTX_PDP1_L - MFX0 PDP1 Descriptor Register (Low Part)</b>		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>MFX0 PDP1 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX0 PDP2 Descriptor Register (High Part)

<b>MFX0_CTX_PDP2_H - MFX0 PDP2 Descriptor Register (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0445Ch	
DWord	Bit	Description
0	31:0	<b>MFX0 PDP2 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX0 PDP2 Descriptor Register (Low Part)

<b>MFX0_CTX_PDP2_L - MFX0 PDP2 Descriptor Register (Low Part)</b>		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>MFX0 PDP2 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX0 PDP3 Descriptor Register (High Part)

<b>MFX0_CTX_PDP3_H - MFX0 PDP3 Descriptor Register (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04464h	
DWord	Bit	Description
0	31:0	<b>MFX0 PDP3 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX0 PDP3 Descriptor Register (Low Part)

<b>MFX0_CTX_PDP3_L - MFX0 PDP3 Descriptor Register (Low Part)</b>		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>MFX0 PDP3 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX1 Context Element Descriptor (High Part)

<b>MFX1_CTX_EDR_H - MFX1 Context Element Descriptor (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04484h	
DWord	Bit	Description
0	31:0	<b>MFX1 Context Element Descriptor (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX1 Context Element Descriptor (Low Part)

<b>MFX1_CTX_EDR_L - MFX1 Context Element Descriptor (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000009	
Size (in bits):	32	
Address:	04480h	
DWord	Bit	Description
0	31:0	<b>MFX1 Context Element Descriptor (Low Part)</b>
		Default Value: 00000009h
		Access: R/W

## MFX1 Context Element Descriptor (Low Part)

<b>MFX1_CTX_EDR_L - MFX1 Context Element Descriptor (Low Part)</b>			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000009		
Size (in bits):	32		
Address:	04480h		
DWord	Bit	Description	
0	31:0	<b>MFX1 Context Element Descriptor</b>	
		Default Value:	00000009h
		Access:	R/W

## MFX1 Fault Counter

MFX1_FAULT_CNTR - MFX1 Fault Counter						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 045B0h						
DWord	Bit	Description				
0	31:0	<b>MFX1 Fault Counter</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This counter only applies to advance context when fault and stream mode is selected.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## MFX1 Fixed Counter

<b>MFX1_FIXED_CNTR - MFX1 Fixed Counter</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 045B4h		
DWord	Bit	Description
0	31:0	<b>MFX1 Fixed Counter</b>
		Default Value: 00000000h
		Access: RO
This counter only applies to advance context when fault and stream mode is selected.		

## MFX1\_PDP0/PML4/PASID Descriptor (High Part)

MFX1_CTX_PDP0_H - MFX1_PDP0/PML4/PASID Descriptor (High Part)		
DWord	Bit	Description
0	31:0	<b>MFX1_PDP0/PML4/PASID Descriptor (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX1\_PDP0/PML4/PASID Descriptor (Low Part)

<b>MFX1_CTX_PDP0_L - MFX1_PDP0/PML4/PASID Descriptor (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04488h	
DWord	Bit	Description
0	31:0	<b>MFX1_PDP0/PML4/PASID Descriptor (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX1 PDP1 Descriptor Register (High Part)

<b>MFX1_CTX_PDP1_H - MFX1 PDP1 Descriptor Register (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04494h	
DWord	Bit	Description
0	31:0	<b>MFX1 PDP1 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX1 PDP1 Descriptor Register (Low Part)

<b>MFX1_CTX_PDP1_L - MFX1 PDP1 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04490h	
DWord	Bit	Description
0	31:0	<b>MFX1 PDP1 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX1 PDP2 Descriptor Register (High Part)

<b>MFX1_CTX_PDP2_H - MFX1 PDP2 Descriptor Register (High Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0449Ch					
DWord	Bit	Description				
0	31:0	<b>MFX1 PDP2 Descriptor Register (High Part)</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## MFX1 PDP2 Descriptor Register (Low Part)

<b>MFX1_CTX_PDP2_L - MFX1 PDP2 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04498h	
DWord	Bit	Description
0	31:0	<b>MFX1 PDP2 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX1 PDP3 Descriptor Register (High Part)

<b>MFX1_CTX_PDP3_H - MFX1 PDP3 Descriptor Register (High Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	044A4h	
DWord	Bit	Description
0	31:0	<b>MFX1 PDP3 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX1 PDP3 Descriptor Register (Low Part)

<b>MFX1_CTX_PDP3_L - MFX1 PDP3 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	044A0h	
DWord	Bit	Description
0	31:0	<b>MFX1 PDP3 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## MFX Frame BitStream SE/BIN Count

<b>MFX_SE-BIN_CT - MFX Frame BitStream SE/BIN Count</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1286Ch	
Valid Projects:	CHV, BSW	
This register stores the number of BINs (AVC CABAC) and SEs (CAVLD, VLD) decoded in a frame. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:0	<b>MFX Frame Bit-stream SE/BIN Count</b> Total number of BINs/SEs decoded in current frame. This number is used with frame performance count to derive Bin/clk or SE/clk.

## MFX Frame Macroblock Count

<b>MFX_MB_COUNT - MFX Frame Macroblock Count</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1			
Address: 12868h Valid Projects: CHV, BSW			
This register stores the number of Macro-blocks decoded/encoded in current frame. This register is not part of hardware context save and restore.			
DWord	Bit	Description	
0	31:20	<b>MBZ</b>	
		Exists If:	// JPEG == True
		Format:	MBZ
		This field is currently reserved	
	31:16	<b>Intra MB Count</b>	
		Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True
		Format:	U16
		<b>JPEG Block Count</b>	
	19:0	Exists If:	// JPEG == True
		Format:	U20
		This 20-bit field indicates the number of 8x8 blocks within the JPEG frame. This field is clear at the start of decoding a new frame.	
	15:0	<b>Number of MB Concealment</b>	
		Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True
		This 16-bit field indicates the number of MB is concealed by hardware. This field is clear at the start of decoding a new frame.	

## MFX Frame Motion Comp Miss Count

<b>MFX_MISS_CT - MFX Frame Motion Comp Miss Count</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: VideoCS				
Default Value: 0x00000000				
Access: RO				
Size (in bits): 32				
Trusted Type: 1				
Address: 12888h				
Valid Projects: CHV, BSW				
<p>This register stores the total number of cacheline hits occurred in the motion compensation cache per frame. This register is not part of hardware context save and restore.</p>				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
15:0	<b>MFX Frame Motion Comp cache miss Count</b> Total number of CL misses occurred in the 12KB cache of the motion compensation engine per frame. This number is used along with <b>MFX Frame Motion Comp Read Count</b> to derive motion comp cache miss/hit ratio.			

## MFX Frame Motion Comp Read Count

<b>MFX_READ_CT - MFX Frame Motion Comp Read Count</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1				
Address: 12484h				
This register stores the total number of reference picture read requests made by the Motion Compensation engine per frame. This register is not part of hardware context save and restore.				
DWord	Bit	Description		
0	31:20	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
19:0	<b>MFX Frame Motion Comp CL read request Count</b> Total number of reference picture read requests by the motion compensation engine per frame.			

## MFX Frame Row-Stored/BitStream Read Count

<b>MFX_ROW-PER-BS_COUNT - MFX Frame Row-Stored/BitStream Read Count</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	12880h	
Valid Projects:	CHV, BSW	
This register stores the total number of row-stored/bit-stream read requests made by the pre-fetch engine per frame. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
	15:0	<b>MFX row-stored/bit-stream read request Count</b> Total number of row-stored/bit-stream read requests sent by the memory pre-fetch engine per frame.

## MFX LRA 0

MFX_LRA_0 - MFX LRA 0						
DWord	Bit	Description				
0	31:24	<b>MFX LRA1 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>01111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA1.	Default Value:	01111111b	Access:	R/W
Default Value:	01111111b					
Access:	R/W					
23:16	<b>MFX LRA1 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>01000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA1.	Default Value:	01000000b	Access:	R/W	
Default Value:	01000000b					
Access:	R/W					
15:8	<b>MFX LRA0 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>00111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA0.	Default Value:	00111111b	Access:	R/W	
Default Value:	00111111b					
Access:	R/W					
7:0	<b>MFX LRA0 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA0.	Default Value:	00000000b	Access:	R/W	
Default Value:	00000000b					
Access:	R/W					

## MFX LRA 1

MFX_LRA_1 - MFX LRA 1						
DWord	Bit	Description				
0	31:24	<p><b>MFX LRA3 Max</b></p> <table border="1"> <tr> <td>Default Value:</td><td>11111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA3.</p>	Default Value:	11111111b	Access:	R/W
Default Value:	11111111b					
Access:	R/W					
23:16	<p><b>MFX LRA3 Min</b></p> <table border="1"> <tr> <td>Default Value:</td><td>11000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA3.</p>	Default Value:	11000000b	Access:	R/W	
Default Value:	11000000b					
Access:	R/W					
15:8	<p><b>MFX LRA2 Max</b></p> <table border="1"> <tr> <td>Default Value:</td><td>10111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA2.</p>	Default Value:	10111111b	Access:	R/W	
Default Value:	10111111b					
Access:	R/W					
7:0	<p><b>MFX LRA2 Min</b></p> <table border="1"> <tr> <td>Default Value:</td><td>10000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA2.</p>	Default Value:	10000000b	Access:	R/W	
Default Value:	10000000b					
Access:	R/W					

## MFX LRA 2

MFX_LRA_2 - MFX LRA 2						
DWord	Bit	Description				
0	31:8	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	000000h	Access:	RO
Default Value:	000000h					
Access:	RO					
7:6	<b>VCS LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VCS use.</p>	Default Value:	00b	Access:	R/W	
Default Value:	00b					
Access:	R/W					
5:4	<b>VMX LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>01b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VMX use.</p>	Default Value:	01b	Access:	R/W	
Default Value:	01b					
Access:	R/W					
3:2	<b>VMC LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VMC use.</p>	Default Value:	10b	Access:	R/W	
Default Value:	10b					
Access:	R/W					
1:0	<b>VCR LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>11b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VCRSL1 use.</p>	Default Value:	11b	Access:	R/W	
Default Value:	11b					
Access:	R/W					

## MFX LRA SL1 0

MFX_LRA_SL1_0 - MFX LRA SL1 0						
DWord	Bit	Description				
0	31:24	<b>MFX SL1 LRA1 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>01111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA1.	Default Value:	01111111b	Access:	R/W
Default Value:	01111111b					
Access:	R/W					
23:16	<b>MFX SL1 LRA1 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>01000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA1.	Default Value:	01000000b	Access:	R/W	
Default Value:	01000000b					
Access:	R/W					
15:8	<b>MFX SL1 LRA0 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>00111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA0.	Default Value:	00111111b	Access:	R/W	
Default Value:	00111111b					
Access:	R/W					
7:0	<b>MFX SL1 LRA0 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA0.	Default Value:	00000000b	Access:	R/W	
Default Value:	00000000b					
Access:	R/W					

## MFX LRA SL1 1

MFX_LRA_SL1_1 - MFX LRA SL1 1						
DWord	Bit	Description				
0	31:24	<b>MFX SL1 LRA3 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>11111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA3.	Default Value:	11111111b	Access:	R/W
Default Value:	11111111b					
Access:	R/W					
23:16	<b>MFX SL1 LRA3 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>11000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA3.	Default Value:	11000000b	Access:	R/W	
Default Value:	11000000b					
Access:	R/W					
15:8	<b>MFX SL1 LRA2 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>10111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA2.	Default Value:	10111111b	Access:	R/W	
Default Value:	10111111b					
Access:	R/W					
7:0	<b>MFX SL1 LRA2 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>10000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA2.	Default Value:	10000000b	Access:	R/W	
Default Value:	10000000b					
Access:	R/W					

## MFX LRA SL1 2

MFX_LRA_SL1_2 - MFX LRA SL1 2						
DWord	Bit	Description				
0	31:8	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	000000h	Access:	RO
Default Value:	000000h					
Access:	RO					
7:6	<b>VCSSL1 LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VCSSL1 use.</p>	Default Value:	00b	Access:	R/W	
Default Value:	00b					
Access:	R/W					
5:4	<b>VMXSL1 LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>01b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VMXSL1 use.</p>	Default Value:	01b	Access:	R/W	
Default Value:	01b					
Access:	R/W					
3:2	<b>VMCSL1 LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VMCSL1 use.</p>	Default Value:	10b	Access:	R/W	
Default Value:	10b					
Access:	R/W					
1:0	<b>VCRSL1 LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>11b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VCRSL1 use.</p>	Default Value:	11b	Access:	R/W	
Default Value:	11b					
Access:	R/W					

## MFX Memory Latency Count2

<b>MFX_LAT_CT2 - MFX Memory Latency Count2</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	12874h			
Valid Projects:	CHV, BSW			
This register stores the accumulative memory latency count on reference picture read requests. This register is not part of hardware context save and restore.				
DWord	Bit	Description		
0	31:26	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Format:</td><td style="width: 90%;">MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
25:0	<b>MFX Reference picture read request - Accumulative Memory Latency Count for the entire frame in 8xMedia clock cycles</b> The accumulative memory latency count of all reference reads requested by motion compensative engine per frame. This number is used with <b>MFX Frame Motion Comp Read Count</b> to derive average memory latency.			

## MFX Memory Latency Count3

MFX_LAT_CT3 - MFX Memory Latency Count3		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1		
Address: 12878h Valid Projects: CHV, BSW		
<p>This register stores the max and min memory latency counts reported on row-stored/bit-stream read requests. Max and current requests into memory sub-system engine. This register is not part of hardware context save and restore.</p>		
DWord	Bit	Description
0	31:24	<b>Max Request Count</b> This field indicates the maximum number of requests allowed by the memory sub-system channel.
	23:16	<b>Current Request Count</b> This field indicates the number of requests currently outstanding in the memory sub-system. This field should report with a value of zero at the end of frame; otherwise the pre-fetch engine most likely hung waiting for read data to be returned from sub-system.
	15:8	<b>MFX row-stored/bit-stream read request - Max Latency Count in 8xMedia clock cycles</b> This field reports the maximum memory latency count on all row-stored/bit-stream reads requested by the memory pre-fetch engine.
	7:0	<b>MFX row-stored/bit-stream read request - Min Latency Count in 8xMedia clock cycles</b> This field reports the minimum memory latency count on all row-stored/bit-stream reads requested by the memory pre-fetch engine.

## MFX Memory Latency Count4

MFX_LAT_CT4 - MFX Memory Latency Count4		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1		
Address: 1287Ch Valid Projects: CHV, BSW		
This register stores the accumulative memory latency count on row-stored/bit-stream read requests. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:26	<b>Reserved</b> Format: MBZ
	25:0	<b>MFX row-stored/bit-stream read request - Accumulative Memory Latency Count for the entire frame in 8xMedia clock cycles</b> The accumulative memory latency count of all row-stored/bit-stream reads requested by prefetch engine per frame. This number is used with <b>Frame row-stored/bit-stream memory read count</b> to derive average memory latency.

## MFX Pipeline Status Flags

MFX_STATUS_FLAGS - MFX Pipeline Status Flags											
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1											
Address: 12838h Valid Projects: CHV, BSW											
<p>This register stores the various pipeline status flags. This register is not part of hardware context save and restore.</p>											
DWord	Bit	Description									
0	31:17	<b>Reserved</b>									
	16	<b>MFX Active</b> Frame decoding/encoding is in progress. Set on frame_start; clear on frame_end.									
	15:10	<b>Reserved</b>									
	9	<b>Streamout Enable</b>									
	8	<b>Reserved</b>									
	7	<b>Post Deblocking Mode Enable</b>									
	6	<b>Pre Deblocking Mode Enable</b>									
	5	<b>Decoder Mode Select</b> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Configure the MFD Engine for VLD Mode</td></tr> <tr> <td>1</td><td>Configure the MFD Engine for IT Mode</td></tr> </tbody> </table>	Value	Name	0	Configure the MFD Engine for VLD Mode	1	Configure the MFD Engine for IT Mode			
Value	Name										
0	Configure the MFD Engine for VLD Mode										
1	Configure the MFD Engine for IT Mode										
4	<b>Codec Select</b> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Decode</td></tr> <tr> <td>1</td><td>Encode</td></tr> </tbody> </table>	Value	Name	0	Decode	1	Encode				
Value	Name										
0	Decode										
1	Encode										
3:2	<b>Video Mode</b> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>MPEG2</td></tr> <tr> <td>01b</td><td>VC1</td></tr> <tr> <td>10b</td><td>AVC</td></tr> <tr> <td>11b</td><td>JPEG</td></tr> </tbody> </table>	Value	Name	00b	MPEG2	01b	VC1	10b	AVC	11b	JPEG
Value	Name										
00b	MPEG2										
01b	VC1										
10b	AVC										
11b	JPEG										

## MFX\_STATUS\_FLAGS - MFX Pipeline Status Flags

Decoder Short Format Mode			
	Value	Name	Description
	0		AVC/VC1 Short Format Mode is in use
	1		AVC/VC1 Long Format Mode is in use
Stitch Mode			
	Value	Name	Description
	0b		Not in Stitch Mode
	1b		In the Special Stitch Mode

## MFX Slice Performance Count

<b>MFX_SLICE_PERFORM_CT - MFX Slice Performance Count</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	12864h	
Valid Projects:	CHV, BSW	
This register stores the number of clock cycles spent decoding/encoding the current slice. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:0	<b>MFX Frame Performance Count</b> Total number of clocks between slice start and slice end. This count is incremented on crm_clk

**MGGC**

<b>MGGC - MGGC</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000028 Size (in bits): 32						
Address: 108040h						
Mirror of GMCH Graphics Control Register. Simply a read-only alias to the configuration registers. Used by the MBC for boot context fetches.						
DWord	Bit	Description				
0	31:15	<b>RESERVED</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Reserved	Default Value:	00000h	Access:	RO
Default Value:	00000h					
Access:	RO					
<b>VAMEN</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Enables the use of the iGFX engines for Versatile Acceleration.            1 - iGFX engines are in Versatile Acceleration Mode. Device 2 Class Code is 048000h.            0 - iGFX engines are in iGFX Mode. Device 2 Class Code is 030000h.</p>	Default Value:	0b	Access:	RO		
Default Value:	0b					
Access:	RO					
<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td><td>0h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0h	Access:	RO		
Default Value:	0h					
Access:	RO					
	9:8	<b>GGMS</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>GTT Graphics Memory Size (GGMS):            This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics Translation Table. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.            GSM is assumed to be a contiguous physical DRAM space with DSM, and BIOS needs to allocate a contiguous memory chunk. Hardware will derive the base of GSM from DSM only using the GSM size programmed in the register.            Hardware functionality in case of programming this value to Reserved is not guaranteed.            0h: No Preallocated Memory            1h: 2MB of Preallocated Memory            2h: 4MB of Preallocated Memory            3h: 8MB of Preallocated Memory</p>	Default Value:	00b	Access:	RO
Default Value:	00b					
Access:	RO					

## MGGC - MGGC

	7:3	<b>GMS</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00101b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00101b	Access:	RO
Default Value:	00101b					
Access:	RO					
		<p>Graphics Mode Select(GMS):</p> <p>This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics device in VGA (non-linear) and Native (linear) modes. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.</p> <p>Hardware does not clear or set any of these bits automatically based on IGD being disabled/enabled. BIOS Requirement: BIOS must not set this field to 0h if IVD (bit 1 of this register) is 0.</p>				
<p>0h = 0MB      1h = 32MB      2h = 64MB      3h = 96MB      4h = 128MB      5h = 160MB      6h = 192MB      7h = 224MB      8h = 256MB      9h = 288MB      Ah = 320MB      Bh = 352MB      Ch = 384MB      Dh = 416MB      Eh = 448MB      Fh = 480MB      10h = 512MB      11h = 8MB      12h = 12MB      13h = 16MB      14h = 20MB      15h = 24MB      16h = 28MB      17h = 36MB      18h = 40MB      19h = 44MB      1Ah = 48MB      1Bh = 52MB      1Ch = 56MB      1Dh = 60MB      1Eh = Reserved      1Fh = Reserved      ....      20h:1024MB (Not supported for CHV, BSW)</p>						

## MGGC - MGGC

		<p>.....</p> <p>30h:1536MB (Not supported for CHV, BSW)</p> <p>.....</p> <p>40h:2048MB (Not supported for CHV, BSW)</p> <p>.....</p> <p>80h:4096MB (Not supported for CHV, BSW)</p> <p>81h - FF:Reserved</p> <p>Other = Reserved</p> <p>When GMS != '0 (and VD=0):</p> <p>Address[31:0] is compared with VGA memory range. (The VGA memory range is A_0000h to B_FFFFh.). If there is a match and MSE = 1 and MEMRD or MEMWR, the access will route as a Rmdwvgamemen_cr cycle on the Rmbus. If the Rmbus returns a hit the GVD will select the command. As well, when 0 the GVD will check if scldown3_address[15:0] is one of the VGA IO register range. (The VGA IO range is 03B0h - 03BBh and 03C0h - 03DFh.) If there is a match and IOSE = 1 and the SCL command is either an IORD or IOWR, the GVD will initiate a (VGA) register cycle on the Rmbus. If the Rmbus returns a hit the GVD will select the command</p> <p>When GMS == '0 :</p> <p>No address compare will occur against VGA memory range or the VGA IO register range. Also, CC[15:8] is changed to 8'h80 from 8'h00</p>						
2	<b>RESERVED</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	0b	Access:	RO	Reserved	
Default Value:	0b							
Access:	RO							
Reserved								
1	<b>VGA_DISABLE</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">           VGA Disable (VD):            0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class Code within Device 2 Class Code register is 00.            1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub- Class Code field within Device 2 function 0 Class Code register is 80.            BIOS Requirement: BIOS must not set this bit to 0 if the GMS field pre-allocates no memory.            This bit MUST be set to 1 if Device 2 is disabled either via a fuse or fuse override (CAPID0[38] = 1) or via a register (DEVEN[3] = 0).         </td></tr> </table>	Default Value:	0b	Access:	RO	VGA Disable (VD): 0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class Code within Device 2 Class Code register is 00. 1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub- Class Code field within Device 2 function 0 Class Code register is 80. BIOS Requirement: BIOS must not set this bit to 0 if the GMS field pre-allocates no memory. This bit MUST be set to 1 if Device 2 is disabled either via a fuse or fuse override (CAPID0[38] = 1) or via a register (DEVEN[3] = 0).	
Default Value:	0b							
Access:	RO							
VGA Disable (VD): 0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class Code within Device 2 Class Code register is 00. 1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub- Class Code field within Device 2 function 0 Class Code register is 80. BIOS Requirement: BIOS must not set this bit to 0 if the GMS field pre-allocates no memory. This bit MUST be set to 1 if Device 2 is disabled either via a fuse or fuse override (CAPID0[38] = 1) or via a register (DEVEN[3] = 0).								
0	<b>GGCLK</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">When set to 1b, this will lock all the bits in this register, including itself</td></tr> </table>	Default Value:	0b	Access:	RO	When set to 1b, this will lock all the bits in this register, including itself	
Default Value:	0b							
Access:	RO							
When set to 1b, this will lock all the bits in this register, including itself								

## MGSR2GAM Message Register

MGSR2GAM_MSGREG - MGSR2GAM Message Register						
DWord	Bit	Description				
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Mask Bits act as Write Enables for the bits[15:0] of this register.</p>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15	<p><b>MGSR2GAM Message Register 15</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	14	<p><b>MGSR2GAM Message Register 14</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	13	<p><b>MGSR2GAM Message Register 13</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	12	<p><b>MGSR2GAM Message Register 12</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	11	<p><b>MGSR2GAM Message Register 11</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## MGSR2GAM\_MSGREG - MGSR2GAM Message Register

		This bit is self clear.
10	<b>MGSR2GAM Message Register 10</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
9	<b>MGSR2GAM Message Register 9</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
8	<b>MGSR2GAM Message Register 8</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
7	<b>MGSR2GAM Message Register 7</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
6	<b>MGSR2GAM Message Register 6</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
5	<b>MGSR2GAM Message Register 5</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
4	<b>MGSR2GAM Message Register 4</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
3	<b>MGSR2GAM Message Register 3</b>	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	

## MGSR2GAM\_MSGREG - MGSR2GAM Message Register

	2	<b>MGSR2GAM Message Register 2</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	1	<b>MGSR2GAM Message Register 1</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>For Future Use. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	0	<b>MGSR2GAM Message Register 0</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit0 - Tail Update Ack Message. This bit is self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## Misc. Clocking / Reset Control Registers

<b>MISCCPCTL - Misc. Clocking / Reset Control Registers</b>										
Register Space:	MMIO: 0/2/0									
Project:	CHV, BSW									
Source:	PRM									
Default Value:	0x00000002									
Size (in bits):	32									
Address:	09424h									
Miscellaneous Clocking / Reset Control Registers.										
DWord	Bit	Description								
0	31:8	<b>Bonus ECO bits</b>								
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Bonus ECO bits</td> <td></td> </tr> </table>	Access:	R/W	Bonus ECO bits					
Access:	R/W									
Bonus ECO bits										
7	<b>DOP clock gating enable for VEbox clks</b>									
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Controls the Enabling of the DOP-level Vebox (cvclk) Clock Gating via PM event messages</td> <td></td> </tr> <tr> <td>1 - Clock gating is enabled</td> <td></td> </tr> <tr> <td>0 - Clock gating is disabled</td> <td></td> </tr> </table>	Access:	R/W	Controls the Enabling of the DOP-level Vebox (cvclk) Clock Gating via PM event messages		1 - Clock gating is enabled		0 - Clock gating is disabled		
Access:	R/W									
Controls the Enabling of the DOP-level Vebox (cvclk) Clock Gating via PM event messages										
1 - Clock gating is enabled										
0 - Clock gating is disabled										
6	<b>DOP clock gating enable for Media clocks</b>									
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Controls the Enabling of the DOP-level Media (cmclk) Clock Gating via PM event messages</td> <td></td> </tr> <tr> <td>1 - Clock gating is enabled</td> <td></td> </tr> <tr> <td>0 - Clock gating is disabled</td> <td></td> </tr> </table>	Access:	R/W	Controls the Enabling of the DOP-level Media (cmclk) Clock Gating via PM event messages		1 - Clock gating is enabled		0 - Clock gating is disabled		
Access:	R/W									
Controls the Enabling of the DOP-level Media (cmclk) Clock Gating via PM event messages										
1 - Clock gating is enabled										
0 - Clock gating is disabled										
5	<b>Reserved</b>									
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Made Reserved field as we dont have Media 1 in CHV, BSW</td> <td></td> </tr> <tr> <td>Controls the Enabling of the DOP-level Render (cmclk for 2nd media block) Clock Gating via PM event messages</td> <td></td> </tr> <tr> <td>1 - Clock gating is enabled</td> <td></td> </tr> <tr> <td>0 - Clock gating is disabled</td> <td></td> </tr> </table>	Access:	RO	Made Reserved field as we dont have Media 1 in CHV, BSW		Controls the Enabling of the DOP-level Render (cmclk for 2nd media block) Clock Gating via PM event messages		1 - Clock gating is enabled		0 - Clock gating is disabled
Access:	RO									
Made Reserved field as we dont have Media 1 in CHV, BSW										
Controls the Enabling of the DOP-level Render (cmclk for 2nd media block) Clock Gating via PM event messages										
1 - Clock gating is enabled										
0 - Clock gating is disabled										
4	<b>Reserved</b>									
3	<b>DOP Clock gating Enable for Widi clocks</b>									
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Controls the Enabling of the DOP-level Render (cwclk) Clock Gating via PM event messages</td> <td></td> </tr> <tr> <td>1 - Clock gating is enabled</td> <td></td> </tr> <tr> <td>0 - Clock gating is disabled</td> <td></td> </tr> </table>	Access:	R/W	Controls the Enabling of the DOP-level Render (cwclk) Clock Gating via PM event messages		1 - Clock gating is enabled		0 - Clock gating is disabled		
Access:	R/W									
Controls the Enabling of the DOP-level Render (cwclk) Clock Gating via PM event messages										
1 - Clock gating is enabled										
0 - Clock gating is disabled										

## MISCCPCTL - Misc. Clocking / Reset Control Registers

	2	<b>DOP clock gating Enable for Fix clocks (cfclk)</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Controls the Enabling of the DOP-level Render (cfclk/cf2xclk) Clock Gating via PM event messages</p> <p>1 - Clock gating is enabled 0 - Clock gating is disabled</p>	Access:	R/W		
Access:	R/W					
<b>L1 Clock Ungate Enabling Control During Reset</b>						
	1	<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Control to enable/disable L1 clock gating during soft resets and FLR reset processing</p> <p>1 - disable L1 clock gating during soft resets and FLR 0 - enable L1 clock gating during soft resets and FLR (default op)</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
<b>DOP Clock Gating Enable for Render Clocks</b>						
	0	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Controls the Enabling of the DOP-level Render (crclk/cr2xclk) Clock Gating via PM event messages</p> <p>1 - Clock gating is enabled 0 - Clock gating is disabled</p>	Access:	R/W		
Access:	R/W					

## MISC. CTX control register

MISCCTXCTL - MISC. CTX control register						
DWord	Bit	Description				
0	31:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reserved.</td> <td></td> </tr> </table>	Access:	RO	Reserved.	
Access:	RO					
Reserved.						
0	<b>Context Restore ACk indication from Csunit</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Context Restore ACk indication from Csunit            1'b1 : Csunit has completed restoring CPunits address space            Once set, CPunit hardware clears this bit after sending the ctx save ack done message to CS            1'b0 : Csunit has NOT completed restoring CPunits address space</p>	Access:	R/W Set			
Access:	R/W Set					

## Misc. Reset Control Register

RSTCTL - Misc. Reset Control Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 09420h				
Miscellaneous reset control registers.				
DWord	Bit	Description		
0	31:4	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
Access:	RO			
3:2	<p><b>Reset Staggering Period Control</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reset assertion staggering period between reset domains during FLR and soft-resets:  00: 24 cs clocks  01: 48 cs clocks  10: 72 cs clocks  11: 96 cs clocks</p>	Access:	R/W	
Access:	R/W			
1:0	<p><b>Reset Residency Control</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reset assertion residency period for FLR and soft-resets.  00: 24 cs clocks  01: 48 cs clocks  10: 96 cs clocks  11: 192 cs clocks</p>	Access:	R/W	
Access:	R/W			

## Miscellaneous Message Register for Power Management Unit

<b>MSG_MISC - Miscellaneous Message Register for Power Management Unit</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 16 Address: 08048h				
Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. In order to set bit0, for example, the data would be 0x0001_0001.;In order to clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.				
DWord	Bit	Description		
0	15:3	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
2	<b>Reserved</b>			
1	<b>Internal RFO Enable Ack (forwarded from MDRB to RPM to gpm)</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> From RPM on behalf of MGSR: Internal RFO Enable Acknowledgement b0 : RFO Disable Ack (default) b1 : RFO Enable Ack	Access:	R/W	
Access:	R/W			
0	<b>GO Acknowledgement from OAunit</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Go Acknowledgement b0 : Go=0 Ack <default> b1 : Go=1 Ack Normally the requirement is that when Go=0 request is sent, the agent has to indicate busy before sending the Go=0 acknowledgement. It can only go idle again once Go=1 is received. For OA, however, it does not have an idle indication to PM and thus do not have to do this.	Access:	R/W	
Access:	R/W			

## MISRO

MISRO - MISRO					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32					
Address: 182040h					
Spare0 registers. Note: Changed for CHV, BSW.					
DWord	Bit	Description			
0	31:17	<b>Spare0</b>			
		Default Value:	0000h		
	16	Access:	R/W		
		Spare bits in case an ECO is needed.			
15:0	16	<b>Standby Threshold Periodic Enable</b>			
		Default Value:	0000h		
	15:0	Access:	R/W		
		Standby Threshold Periodic Enable			
	Standby Threshold	<b>Standby Threshold</b>			
		Default Value:	0000h		
		Access:	R/W		
		<table border="1"> <thead> <tr> <th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>Standby Threshold For 33MHz cz freq (200MHz, 267MHz, 320MHz, 333MHz, 400MHz, 467MHz, 533MHz) 0 = 0 us 1 = 15.36 us 2 = 30.72 us 3 = 46.08 us FFFF ~= 1s For non-33MHz cz freq (350MHz, 356MHz, 360MHz, 373MHz), standby threshold will be in increments of (15.36us + (1-7)% )</td><td>CHV, BSW</td></tr> </tbody> </table>		Description	Project
Description	Project				
Standby Threshold For 33MHz cz freq (200MHz, 267MHz, 320MHz, 333MHz, 400MHz, 467MHz, 533MHz) 0 = 0 us 1 = 15.36 us 2 = 30.72 us 3 = 46.08 us FFFF ~= 1s For non-33MHz cz freq (350MHz, 356MHz, 360MHz, 373MHz), standby threshold will be in increments of (15.36us + (1-7)% )	CHV, BSW				

## MISR1

MISR1 - MISR1						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182044h						
Spare1 registers. Note: Changed for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<p><b>Spare1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Spare bits in case an ECO is needed.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## MISR2

MISR2 - MISR2						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182048h						
Spare2 registers. Note: Changed for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<p><b>Spare2</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Spare bits in case an ECO is needed.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## MISR3

MISR3 - MISR3		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 18204Ch		
Spare3 registers. Note: Changed for CHV, BSW.		
DWord	Bit	Description
0	31:0	<b>Spare3</b> Default Value: 00000000h Access: R/W Spare bits in case an ECO is needed.

## MISR4

MISR4 - MISR4						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 182050h						
Spare4 registers. Note: Changed for CHV, BSW.						
DWord	Bit	Description				
0	31:0	<p><b>Spare4</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Spare bits in case an ECO is needed.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## MMIO\_INDEX

MMIO_INDEX - MMIO_INDEX						
<b>Register Space:</b> MMIO: 0/2/0						
DWord	Bit	Description				
0	31:2	<p><b>Register_offset</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field selects GTT entry or any one of the Dword registers within the MMIO register space of this device.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					
	1:0	<p><b>Target</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>00 = MMIO Registers, 01 = GTT, 1X = Reserved</p>	Default Value:	00b	Access:	R/W
Default Value:	00b					
Access:	R/W					

## Mode Register for GAB

GAB_MODE - Mode Register for GAB		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: BlitterCS		
Default Value: 0x00000000		
Access: r/w		
Size (in bits): 32		
Address: 220A0h-220A3h		
The GAB_MODE register contains information that controls configurations in the GAB.		
DWord	Bit	Description
0	31:16	<b>Mask</b> Access: WO Format: Mask
	15:6	<b>Reserved</b> Read/Write
	5:3	<b>BLB Arbitration Priority</b> Format: U3
	2:0	<b>BCS Arbitration Priority</b> Format: U3

## Mode Register for GAC

GAC_MODE - Mode Register for GAC						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoCS					
Default Value:	0x00000000	CHV, BSW				
Access:	r/w					
Size (in bits):	32					
Address:	120A0h-120A3h					
ShortName:	GAC_MODE					
Valid Projects:	CHV, BSW					
The GAC_MODE register contains information that controls configurations in the GAC.						
DWord	Bit	Description				
0	31:16	<b>Mask</b> <table border="1"> <tr> <td>Access:</td><td>WO</td></tr> <tr> <td>Format:</td><td>Mask</td></tr> </table>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					
15:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>r/w</td></tr> </table>	Access:	r/w			
Access:	r/w					
0	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>r/w</td></tr> </table>	Project:	CHV, BSW	Access:	r/w	
Project:	CHV, BSW					
Access:	r/w					

## Mode Register for GAFS

<b>GAFS_MODE - Mode Register for GAFS</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: RenderCS		
Default Value: 0x00000000		
Access: r/w		
Size (in bits): 32		
Trusted Type: 1		
Address: 0212Ch		
DWord	Bit	Description
0	31:16	<b>Mask Bits</b> Access: WO Format: Mask Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.
	15:11	<b>Reserved</b> Format: MBZ
	10	<b>Reserved</b> Project: CHV, BSW Format: MBZ
	9	<b>Reserved</b>
	8:2	<b>Reserved</b> Format: MBZ
	1:0	<b>Reserved</b> Project: CHV, BSW Format: MBZ

## MSAC

MSAC - MSAC						
DWord	Bit	Description				
0	31:21	<p><b>RESERVED</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	000h	Access:	RO
Default Value:	000h					
Access:	RO					
	20	<p><b>APSZ_4</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is used to determine the size of Aperture (GMADR) and controls affects certain bits of GMADR register.</p> <p>00000 = 128MB =&gt; GMADR.B [26:4] is hardwired to 0      00001 = 256MB =&gt; GMADR.B[27] = 0, RO      00010 = illegal (hardware will treat this as 00011)      00011 = 512MB =&gt; GMADR.B[28:27] = 0, RO      00100-00110 = illegal (hardware will treat this as 00111)      00111 = 1024MB =&gt; GMADR.B[29:27] = 0, RO      01000-01110= illegal (hardware will treat this as 01111)      01111= 2048MB=&gt; GMADR.B[30:27] = 0, RO      10000-11110 = illegal (hardware will treat this as 11111)      11111= 4096MB =&gt; GMADR.B[31:27] = 0, RO</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	19	<p><b>APSZ_3</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is used to determine the size of Aperture (GMADR) and controls affects certain bits of GMADR register.</p> <p>00000 = 128MB =&gt; GMADR.B [26:4] is hardwired to 0      00001 = 256MB =&gt; GMADR.B[27] = 0, RO      00010 = illegal (hardware will treat this as 00011)</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

<b>MSAC - MSAC</b>					
	<p>00011 = 512MB =&gt; GMADR.B[28:27] = 0, RO      00100-00110 = illegal (hardware will treat this as 00111)      00111 = 1024MB =&gt; GMADR.B[29:27] = 0, RO      01000-01110= illegal (hardware will treat this as 01111)      01111= 2048MB=&gt; GMADR.B[30:27] = 0, RO      10000-11110 = illegal (hardware will treat this as 11111)      11111= 4096MB =&gt; GMADR.B[31:27] = 0, RO</p>				
18	<p><b>APSZ_2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>This field is used to determine the size of Aperture (GMADR) and controls affects certain bits of GMADR register.</p> <p>00000 = 128MB =&gt; GMADR.B [26:4] is hardwired to 0      00001 = 256MB =&gt; GMADR.B[27] = 0, RO      00010 = illegal (hardware will treat this as 00011)      00011 = 512MB =&gt; GMADR.B[28:27] = 0, RO      00100-00110 = illegal (hardware will treat this as 00111)      00111 = 1024MB =&gt; GMADR.B[29:27] = 0, RO      01000-01110= illegal (hardware will treat this as 01111)      01111= 2048MB=&gt; GMADR.B[30:27] = 0, RO      10000-11110 = illegal (hardware will treat this as 11111)      11111= 4096MB =&gt; GMADR.B[31:27] = 0, RO</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
17	<p><b>APSZ_1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table> <p>This field is used to determine the size of Aperture (GMADR) and controls affects certain bits of GMADR register.</p> <p>00000 = 128MB =&gt; GMADR.B [26:4] is hardwired to 0      00001 = 256MB =&gt; GMADR.B[27] = 0, RO      00010 = illegal (hardware will treat this as 00011)      00011 = 512MB =&gt; GMADR.B[28:27] = 0, RO      00100-00110 = illegal (hardware will treat this as 00111)      00111 = 1024MB =&gt; GMADR.B[29:27] = 0, RO      01000-01110= illegal (hardware will treat this as 01111)      01111= 2048MB=&gt; GMADR.B[30:27] = 0, RO      10000-11110 = illegal (hardware will treat this as 11111)      11111= 4096MB =&gt; GMADR.B[31:27] = 0, RO</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
16	<p><b>APSZ_0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">1b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				

<b>MSAC - MSAC</b>							
	<p>This field is used to determine the size of Aperture (GMADR) and controls affects certain bits of GMADR register.</p> <p>00000 = 128MB =&gt; GMADR.B [26:4] is hardwired to 0      00001 = 256MB =&gt; GMADR.B[27] = 0, RO      00010 = illegal (hardware will treat this as 00011)      00011 = 512MB =&gt; GMADR.B[28:27] = 0, RO      00100-00110 = illegal (hardware will treat this as 00111)      00111 = 1024MB =&gt; GMADR.B[29:27] = 0, RO      01000-01110= illegal (hardware will treat this as 01111)      01111= 2048MB=&gt; GMADR.B[30:27] = 0, RO      10000-11110 = illegal (hardware will treat this as 11111)      11111= 4096MB =&gt; GMADR.B[31:27] = 0, RO</p>						
15:0	<p><b>RESERVED</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	0000h	Access:	RO	Reserved	
Default Value:	0000h						
Access:	RO						
Reserved							

## MSI\_CAPID\_MC

MSI_CAPID_MC - MSI_CAPID_MC						
DWord	Bit	Description				
0	31:24	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Reserved	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	23	<b>MODE_64B_ADDRCAP</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> C64: 32-bit capable only	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
	22:20	<b>MULTIPLE_MESSAGE_ENABLE</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> MME: This field is RW for software compatibility, but only a single message is ever generated. System software programs this field to indicate the actual number of messages allocated to this device. This number will be equal to or less than the number actually requested. The encoding is the same as for the MMC field below.	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					
	19:17	<b>MULTIPLE_MESSAGE_CAPABLE</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> MMC: This device is only single message capable. System Software reads this field to determine the number of messages being requested by this device. Value: Number of requests 000: 1 001-111: Reserved	Default Value:	000b	Access:	RO
Default Value:	000b					
Access:	RO					

<b>MSI_CAPID_MC - MSI_CAPID_MC</b>						
	16	<b>MSI_ENABLE</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MSIE: If set, MSI is enabled and traditional interrupts are not used to generate interrupts. PCICMDSTS.BME must be set for an MSI to be generated. 0 : MSI interrupts are disabled. 1 : MSI interrupts are enabled. Permits sending an MSI interrupt.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	15:8	<b>POINTER_TO_NEXT_CAPABILITY</b> <table border="1"> <tr> <td>Default Value:</td><td>B0h</td></tr> <tr> <td>Access:</td><td>R/W Once</td></tr> </table> <p>Points to the next item in the list(B0=VCID support). This register should be programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be cleared by a Reset.</p>	Default Value:	B0h	Access:	R/W Once
Default Value:	B0h					
Access:	R/W Once					
	7:0	<b>CAPABILITY_ID</b> <table border="1"> <tr> <td>Default Value:</td><td>05h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>CAPID: Indicates an MSI capability</p>	Default Value:	05h	Access:	RO
Default Value:	05h					
Access:	RO					

## MTRR Capability Register 0

MTRR_CR_0 - MTRR Capability Register 0			
DWord	Bit	Description	
0	31:11	<b>Reserved</b>	
		Default Value:	0000000000000000000000000000000b
		Access:	RO
	10	<b>Write Combining Support</b>	
		Default Value:	1b
		Access:	RO
		0: Write Combining (WC) memory type is not supported. 1: Write Combining (WC) memory type is supported. GFX Implementation: More details on memory type section however WC support in GFX looks like streamlining non-cacheable accesses. This is the existing UC concept used in GFX architecture.	
	9	<b>Reserved</b>	
		Default Value:	0b
		Access:	RO
	8	<b>Fixed Range MTRRs Support</b>	
		Default Value:	1b
		Access:	RO
		0: No Fixed range MTRRs are supported. 1: Fixed Range MTRRs (IA32_MTRR_FIX64K_00000 through IA32_MTRR_FIX4K_0F8000) are supported.	
	7:0	<b>Variable Range MTRR Count</b>	
		Default Value:	0Ah
		Access:	RO
		Indicates the number of variable ranges implemented.	

## MTRR Capability Register 1

<b>MTRR_CR_1 - MTRR Capability Register 1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	0F104h							
Register to define MTRR - range register capabilities								
DWord	Bit	Description						
0	31:0	<p><b>MTRR Capability Register 1 Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Bit[63:32]: Reserved.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Bit[63:32]: Reserved.	
Default Value:	00000000h							
Access:	RO							
Bit[63:32]: Reserved.								

## MTRR Default Type Register 0

MTRR_DT_0 - MTRR Default Type Register 0			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0F108h			
Register to define MTRR - range register capabilities.			
DWord	Bit	Description	
0	31:12	<b>Reserved</b>	
		Default Value:	00000000000000000000000000000000b
		Access:	RO
	11	<b>Reserved</b>	
	10	<b>Fixed Range MTRR Enable/Disable</b>	
		Default Value:	0b
		Access:	R/W
0: Disable fixed-range MTRRs. 1: Enable fixed-range MTRRs. When the fixed-range MTRRs are enabled, they take priority over the variable-range MTRRs when overlaps in ranges occur. If the fixed-range MTRRs are disabled, the variable range MTRRs can still be used and can map the range ordinarily covered by the fixed-range MTRRs. GFX Implementation: GFX uses this field as a specific enable/disable for fixed range MTRRs.			
9:8	9:8	<b>Reserved</b>	
		Default Value:	00b
		Access:	RO
	7:0	<b>Default Memory Type</b>	
		Default Value:	00h
		Access:	R/W
	Indicates default memory type used for physical memory address ranges that do not have a memory type specified for them by an MTRR. Legal values for this field are 0, 1, 4, 5, and 6. GFX Implementation: GFX uses this field to assign memory regions that are not assigned as part of the fixed and variable range registers.		

## MTRR Default Type Register 1

<b>MTRR_DT_1 - MTRR Default Type Register 1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	0F10Ch							
Register to define MTRR - range register capabilities.								
DWord	Bit	Description						
0	31:0	<p><b>MTRR Default Type Register 1 Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Bit[63:32]: Reserved.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Bit[63:32]: Reserved.	
Default Value:	00000000h							
Access:	RO							
Bit[63:32]: Reserved.								

## MT Virtual Page Address Registers

<b>MTTLB_VA - MT Virtual Page Address Registers</b>					
<b>DWord</b>	<b>Bit</b>	<b>Description</b>			
0	31:12	<p><b>Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Page virtual address.</p>	Format:	GraphicsAddress[31:12]	
Format:	GraphicsAddress[31:12]				
11:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW				
Format:	MBZ				

## NOP Identification Register

NOPID - NOP Identification Register		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Size (in bits):	32	
Trusted Type:	1	
Address:	02094h	
Address:	12094h-12097h	
Name:	NOP Identification Register	
ShortName:	NOPID_VCSUNIT0	
Address:	1A094h-1A097h	
Name:	NOP Identification Register	
ShortName:	NOPID_VECSUNIT	
Address:	1C094h-1C097h	
Name:	NOP Identification Register	
ShortName:	NOPID_VCSUNIT1	
Address:	22094h-22097h	
Name:	NOP Identification Register	
ShortName:	NOPID_BCSUNIT	
Description		
Access: RW	Project CHV, BSW	
The NOPID register contains the Noop Identification value specified by the last MI_NOOP instruction that enabled this register to be updated.		
DWord	Bit	Description
0	31:22	<b>Reserved</b> Format: MBZ
	21:0	<b>Reserved</b>

## P2GCONTROL

P2GCONTROL - P2GCONTROL		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 1300F0h		
Punit to Gunit Control. Punit will context save/restore this register.		
DWord	Bit	Description
0	31:1	<b>Reserved</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> RO
	0	<b>P2GCONTROL_POLICY</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W 0: Let Gunit do the context save. (Power-On default) 1: Context save will be handled by Punit and driver.

## PAGE\_FAULT\_MODE

<b>PAGE_FAULT_MODE - PAGE_FAULT_MODE</b>										
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32										
Address: 0E454h Name: PAGE_FAULT_MODE ShortName: PAGE_FAULT_MODE Valid Projects: CHV, BSW										
This is a basic register template										
DWord	Bit	Description								
0	31:8	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000000000000000b	Access:	RO				
Default Value:	0000000000000000b									
Access:	RO									
<b>FAULT_MODE</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p><b>Fault Model:</b> Applicable only in advanced context            "00": Fault &amp; Hang (chicken bit to survive). Same mode as gen7.5            "01": Fault &amp; Halt            "10": Fault &amp; Continue &amp; Switch            "11": Reserved</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td><b>[Default]</b></td></tr> <tr> <td>01b</td><td></td></tr> </tbody> </table>	Project:	CHV, BSW	Access:	R/W	Value	Name	00b	<b>[Default]</b>	01b	
Project:	CHV, BSW									
Access:	R/W									
Value	Name									
00b	<b>[Default]</b>									
01b										
7:6	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW									
5:0										

## Page Directory Pointer Descriptor - PDP0/PML4/PASID

<b>PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000, 0x00000000
Access:	R/W
Size (in bits):	64
Address:	02270h-02277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_RCSUNIT
Address:	12270h-12277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT0
Address:	1A270h-1A277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VECSUNIT
Address:	1C270h-1C277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT1
Address:	22270h-22277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_BCSUNIT
<b>PDP0/PML4/PASID:</b> This register can contain three values which depend on the element descriptor definition. <b>PASID[19:0]:</b> Populated in the first 20bits of the register and selected when Advanced Context flag is set in the element descriptor in exelist mode of submission. This is not valid in ring buffer mode of scheduling. <b>PML4[38:12]:</b> Pointer to base address of PML4 and selected when Legacy Context flag is set and 64b address support is selected. <b>PDP0[38:12]:</b> Pointer to one of the four page directory pointer (lowest) and defines the first 0-1GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. <i>Note: This is a guest physical address.</i>	
<a href="#"><b>Programming Notes</b></a>	
<i>Exelist Based Scheduling:</i> SW should update PDP0/12/3 registers in context image with proper values before submitting the context to HW in exelist mode of scheduling. HW restores these registers as part of context restore to set the PPGTT access accordingly. PPGTT is always enabled in advanced context mode of exelist based scheduling and can be disabled only in legacy context mode. Privilege Access Bit in Element Descriptor controls the PPGTT enabling in legacy context mode.	

## PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID

*Ring Buffer Based Scheduling:* A write via MMIO to PDP0\_DESCRIPTOROR (lower Dword) triggers the Page Directory Restore in HW when PPGTT is enabled. SW should ensure PDP1/2/3 registers are programmed appropriately prior to programming PDP0. PDP0\_DESCRIPTOR lower dword should be programmed at the end. Per-Process GTT Enable Bit in GFX\_MODE register controls the PPGTT enabling and disabling. Programming Per-Process GTT Enable Bit in GFX\_MODE register doesn't enable/disable the PPGTT translation of memory access immediately; the change comes in to affect only when the Page Directory registers are programmed. Programming Per-Process GTT Enable Bit in GFX\_MODE register bit must be followed by programming Page Directory Registers in order to enable or disable the PPGTT translation of memory access. PDP\* DESCRIPTOR registers must always be programmed through MI\_LOAD\_REGISTER\_IMMEDIATE command in ring buffer with PDP0\_DESCRIPTOROR lower dword written at the end. PDP0/12/3 registers are context save restored. PDP descriptors are power context save restored in VCS, BCS and VECS engines. PDP descriptors are context save restored per render context in RCS and must be programmed following MI\_SET\_CONTEXT command, in case of PDP descriptors programmed without context set (MI\_SET\_CONTEXT) will get lost on C6 entry/exit. PDP descriptor registers should be programmed after ensuring the pipe is completely flushed and TLB's invalidated.

CHV,  
BSW

DWord	Bit	Description						
0	63	<b>PD Load Busy</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>Valid</td></tr> </table> <p>This read-only field gets set when PDP0 is written to indicating Page Directory Restore activity is in progress and will get reset once the activity is completed.</p>	Project:	CHV, BSW	Access:	RO	Format:	Valid
Project:	CHV, BSW							
Access:	RO							
Format:	Valid							
	62:0	<b>PDP0 Descriptor</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW				
Project:	CHV, BSW							

## Page Directory Pointer Descriptor - PDP1

PDP1 - Page Directory Pointer Descriptor - PDP1		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	02278h-0227Fh	
Name:	Page Directory Pointer Descriptor - PDP1	
ShortName:	PDP1_RCSUNIT	
Address:	12278h-1227Fh	
Name:	Page Directory Pointer Descriptor - PDP1	
ShortName:	PDP1_VCSUNIT0	
Address:	1A278h-1A27Fh	
Name:	Page Directory Pointer Descriptor - PDP1	
ShortName:	PDP1_VECSUNIT	
Address:	1C278h-1C27Fh	
Name:	Page Directory Pointer Descriptor - PDP1	
ShortName:	PDP1_VCSUNIT1	
Address:	22278h-2227Fh	
Name:	Page Directory Pointer Descriptor - PDP1	
ShortName:	PDP1_BCSUNIT	
<b>PDP1[38:12]:</b> Pointer to one of the four page directory pointer (lowest+1) and defines the first 1-2GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. <i>Note: This is a guest physical address.</i>		
DWord	Bit	Description
0	63:0	<b>PDP1 Descriptor</b>

## Page Directory Pointer Descriptor - PDP2

PDP2 - Page Directory Pointer Descriptor - PDP2		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	02280h-02287h	
Name:	Page Directory Pointer Descriptor - PDP2	
ShortName:	PDP2_RCSUNIT	
Address:	12280h-12287h	
Name:	Page Directory Pointer Descriptor - PDP2	
ShortName:	PDP2_VCSUNIT0	
Address:	1A280h-1A287h	
Name:	Page Directory Pointer Descriptor - PDP2	
ShortName:	PDP2_VECSUNIT	
Address:	1C280h-1C287h	
Name:	Page Directory Pointer Descriptor - PDP2	
ShortName:	PDP2_VCSUNIT1	
Address:	22280h-22287h	
Name:	Page Directory Pointer Descriptor - PDP2	
ShortName:	PDP2_BCSUNIT	
<b>PDP2[38:12]:</b> Pointer to one of the four page directory pointer (lowest+2) and defines the first 2-3GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. <i>Note: This is a guest physical address.</i>		
DWord	Bit	Description
0	63:0	<b>PDP2 Descriptor</b>

## Page Directory Pointer Descriptor - PDP3

PDP3 - Page Directory Pointer Descriptor - PDP3		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	02288h-0228Fh	
Name:	Page Directory Pointer Descriptor - PDP3	
ShortName:	PDP3_RCSUNIT	
Address:	12288h-1228Fh	
Name:	Page Directory Pointer Descriptor - PDP3	
ShortName:	PDP3_VCSUNIT0	
Address:	1A288h-1A28Fh	
Name:	Page Directory Pointer Descriptor - PDP3	
ShortName:	PDP3_VECSUNIT	
Address:	1C288h-1C28Fh	
Name:	Page Directory Pointer Descriptor - PDP3	
ShortName:	PDP3_VCSUNIT1	
Address:	22288h-2228Fh	
Name:	Page Directory Pointer Descriptor - PDP3	
ShortName:	PDP3_BCSUNIT	
<b>PDP3[38:12]:</b> Pointer to one of the four page directory pointer (lowest+3) and defines the first 3-4GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. <i>Note: This is a guest physical address.</i>		
DWord	Bit	Description
0	63:0	<b>PDP3 Descriptor</b>

## Page Request Queue Address Register 0

<b>PAGEREQ_QADDR_0 - Page Request Queue Address Register 0</b>				
Register Space: MMIO: 0/2/0 Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0F0D0h				
Register to configure the base address and size of the page request queue.				
DWord	Bit	Description		
0	31:12	<b>Page Request Queue Base Register</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This field points to the base of 4KB aligned invalidation request queue. Hardware may ignore and not implement bits 63:HAW, where HAW is the host address width. Reads of this field return the value that was last programmed to it.</p>	Default Value:	00000h
Default Value:	00000h			
Access:	R/W			
<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	000000000b	Access:	RO
Default Value:	000000000b			
Access:	RO			
	2:0	<b>Queue Size</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This field specifies the size of the page request queue. A value of X in this field indicates a page request queue of (2X) 4KB pages. The number of entries in the invalidation queue is 2(X+8).</p>	Default Value:	000b
Default Value:	000b			
Access:	R/W			

## Page Request Queue Address Register 1

<b>PAGEREQ_QADDR_1 - Page Request Queue Address Register 1</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0F0D4h						
Register to configure the base address and size of the page request queue.						
DWord	Bit	Description				
0	31:0	<p><b>Page Request Queue Base Register</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This field points to the base of 4KB aligned invalidation request queue. Hardware may ignore and not implement bits 63:HAW, where HAW is the host address width. Reads of this field return the value that was last programmed to it.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## Page Request Queue Head Register 0

<b>PAGEREQ_QHEAD_0 - Page Request Queue Head Register 0</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0F0C0h			
Register indicating the page request queue head.			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	000000000000000b
	Access:	RO	
0	18:4	<b>Queue Head</b>	
		Default Value:	000000000000000b
	Access:	R/W	
Specifies the offset (128-bit aligned) to the page request queue for the command that is processed next by software. GFX implementation: GFX has to read the content of the Head pointer as tail pointer gets close to it to prevent overflows in page request queue.			
0	3:0	<b>Reserved</b>	
		Default Value:	0h
		Access:	RO

## Page Request Queue Head Register 1

<b>PAGEREQ_QHEAD_1 - Page Request Queue Head Register 1</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F0C4h					
Register indicating the page request queue head.						
DWord	Bit	Description				
0	31:0	<p><b>Page Request Queue Head Register 1 Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Bit[63:32]: Reserved.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Page Request Queue Tail Register 0

<b>PAGEREQ_QTAIL_0 - Page Request Queue Tail Register 0</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0F0C8h						
Register indicating the page request queue tail.						
DWord	Bit	Description				
0	31:1	<b>Queue Tail</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:19]: Reserved.    Bit[18:4]: Specifies the offset (128-bit aligned) to the page request queue for the request that is written next by hardware.    GFX Implementation: GT manages the tail pointer value as part of page requests. The value can be acquired as part of the RC6 exit.    Bit[3:1]: Reserved.</p>	Default Value:	00000000000000000000000000000000b	Access:	R/W
Default Value:	00000000000000000000000000000000b					
Access:	R/W					
	0	<b>Valid Bit</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This bit can only be cleared by SW, which also clears the other fields.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## Page Request Queue Tail Register 1

<b>PAGEREQ_QTAIL_1 - Page Request Queue Tail Register 1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	0F0CCh							
Register indicating the page request queue tail.								
DWord	Bit	Description						
0	31:0	<p><b>Page Request Queue Tail Register 1 Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Bit[63:32]: Reserved.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Bit[63:32]: Reserved.	
Default Value:	00000000h							
Access:	RO							
Bit[63:32]: Reserved.								

## PAK\_Stream-Out Report (Errors)

PAK_ERR - PAK_Stream-Out Report (Errors)				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1				
Address: 128E8h Valid Projects: CHV, BSW				
DWord	Bit	Description		
0	31:22	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
21	<b>Incorrect IntraMBFlag in I-slice(AVCf)</b>			
20	<b>Out of Range Symbol Code(AVC/mpeg2)</b>			
19	<b>Incorrect MBType(AVC/mpeg2)</b>			
18	<b>Motion Vectors are not inside the frame boundary(mpeg2)</b>			
17	<b>Scale code is zero(mpeg2)</b>			
16	<b>Incorrect DCTtype for given motionType(mpeg2)</b>			
15:8	<b>MB Y-position</b> This field indicates Macro Block(MB) Y- position where an error occurred while encoding.			
7:0	<b>MB X-position</b> This field indicates Macro Block(MB) X- position where an error occurred while encoding.			

## PAK\_Stream-Out Report (Warnings)

PAK_WARN - PAK_Stream-Out Report (Warnings)						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1						
Address: 128E4h Valid Projects: CHV, BSW						
DWord	Bit	Description				
0	31:22	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	21	<b>Skip Run &gt; 8192 (AVC)</b>				
	20	<b>Incorrect SkipMB (AVC and mpeg2)</b>				
	19	<b>Incorrect MV difference for dual-prime MB (mpeg2)</b>				
	18	<b>End of Slice signal missing on last MB of a Row(mpeg2)</b>				
	17	<b>Incorrect DCT type for field picture</b>				
	16	<b>MVs are not within defined range by fcode</b>				
	15:8	<b>MB Y-position</b>				
	7:0	<b>MB X-position</b>				

## PAK Report Running Status

PAK_REPORT_STAT - PAK Report Running Status										
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1										
Address: 128ECh Valid Projects: CHV, BSW										
DWord	Bit	Description								
0	31:1	Reserved								
	0	<b>PAK Status</b> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>PAK engine is IDLE</td></tr> <tr> <td>1</td><td></td><td>PAK engine is currently generating bit stream.</td></tr> </tbody> </table>	Value	Name	Description	0		PAK engine is IDLE	1	
Value	Name	Description								
0		PAK engine is IDLE								
1		PAK engine is currently generating bit stream.								

## PAT Index

PAT_INDEX - PAT Index				
DWord	Bit	Description		
0	31:10	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000000000000000000000000b</td> </tr> </table>	Default Value:	0000000000000000000000000000000b
Default Value:	0000000000000000000000000000000b			
	9:8	<b>Class of Service</b> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the PRM</p> <p>00: Class0 01: Class1 10: Class2 11: Class3</p>	Default Value:	00b
Default Value:	00b			
	7:6	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> </table>	Default Value:	00b
Default Value:	00b			
	5:4	<b>LRU AGE</b> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> </table> <p>00: Take the age value from Uncore CRs 01: Assign the age of "0" 10: Do not change the age on a hit 11: Assign the age of "3"</p>	Default Value:	00b
Default Value:	00b			
	3:2	<b>Target Cache</b> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> </table> <p>00: eLLC only 01: LLC only 10: LLC/eLLC allowed 11: LLC/eLLC allowed</p>	Default Value:	00b
Default Value:	00b			
	1:0	<b>Mem Type</b> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> </table> <p>00: Uncacheable(UC) 01: Write Combining(WC) 10: Write through(WT) 11: Write back(WB)</p>	Default Value:	11b
Default Value:	11b			

## PAT Index High

<b>PAT_INDEX_H - PAT Index High</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x03030303 Size (in bits): 32						
Address: 040E4h						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<p><b>PAT Index High</b></p> <table border="1"> <tr> <td>Default Value:</td><td>03030303h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p><b>Description</b></p> <p>Bit[31:24]: PAT Index#7: Index#7 definition for page tables. (See bit[7:0] for definition.)</p> <p>Bit[23:16]: PAT Index#6: Index#6 definition for page tables. (See bit[7:0] for definition.)</p> <p>Bit[15:8]: PAT Index#5: Index#5 definition for page tables. (See bit[7:0] for definition.)</p> <p>Bit[7:0]: PAT Index#4: Index#4 definition for page tables.</p> <p>Bit[7]: Reserved.</p> <p>Bit[6]: Snoop Required [CHV, BSW Only]</p> <p>1: System agent will snoop the IA cores</p> <p>0: System agent will not snoop the IA cores</p> <p>Bit[5:4]: (See below.)</p> <p>00b: Age is 0.</p> <p>01b: Age is 1.</p> <p>10b: Age is 2.</p> <p>11b: Age is 3.</p> <p>Bit[3:2]: (See below.)</p> <p>00b: eLLC only.</p> <p>01b: LLC only.</p> <p>10b: LLC and eLLC allowed.</p> <p>11b: L3, LLC, and eLLC are allowed.</p> <p>Bit[1:0]: (see below):</p> <p>00b: Uncacheable (UC).</p> <p>01b: Write Combining (WC).</p> <p>10b: Write Through (WT).</p> <p>11b: Write Back (WB).</p>	Default Value:	03030303h	Access:	R/W
Default Value:	03030303h					
Access:	R/W					

## PAT Index Low

<b>PAT_INDEX_L - PAT Index Low</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x03030303 Size (in bits): 32						
Address: 040E0h						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<p><b>PAT Index Low</b></p> <table border="1"> <tr> <td>Default Value:</td><td>03030303h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p><b>Description</b></p> <p>Bit[31:24]: PAT Index#3: Index#3 definition for page tables. (See bit[7:0] for definition.)</p> <p>Bit[23:16]: PAT Index#2: Index#2 definition for page tables. (See bit[7:0] for definition.)</p> <p>Bit[15:8]: PAT Index#1: Index#1 definition for page tables. (See bit[7:0] for definition.)</p> <p>Bit[7:0]: PAT Index#0: Index#0 definition for page tables.</p> <p>Bit[7]: Reserved.</p> <p>Bit[6]: Snoop Required [CHV, BSW Only]</p> <p>1: System agent will snoop the IA cores</p> <p>0: System agent will not snoop the IA cores</p> <p>Bit[5:4]: (See below.)</p> <p>00b: Age is 0.</p> <p>01b: Age is 1.</p> <p>10b: Age is 2.</p> <p>11b: Age is 3.</p> <p>Bit[3:2]: (See below.)</p> <p>00b: eLLC only.</p> <p>01b: LLC only.</p> <p>10b: LLC and eLLC allowed.</p> <p>11b: L3, LLC, and eLLC are allowed.</p> <p>Bit[1:0]: (see below):</p> <p>00b: Uncacheable (UC).</p> <p>01b: Write Combining (WC).</p> <p>10b: Write Through (WT).</p> <p>11b: Write Back (WB).</p>	Default Value:	03030303h	Access:	R/W
Default Value:	03030303h					
Access:	R/W					

## PCBR

PCBR - PCBR						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 182120h						
<p>This provides a base address for context save/restore of GT and Media power context to DRAM. Gunit adds the GAM provided offsets to this base register for power context reads and writes.</p> <p>GTLC stores Power Context in DRAM.</p> <p>The BIOS is expected to program this register and ensure proper allocation within Gfx stolen memory.</p> <p>Removing bits 63:32 since this will always be below 4GB.</p>						
DWord	Bit	Description				
0	31:12	<b>Power_Context_Address</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>4KB aligned address. Locked with bit 0.</p>	Default Value:	0000000h	Access:	R/W Lock
Default Value:	0000000h					
Access:	R/W Lock					
<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved</p>	Default Value:	000h	Access:	RO		
Default Value:	000h					
Access:	RO					
0	<b>Power_Context_Register_Lock</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Writing a '1' to this register locks this bit - preventing further updates. The Power Context Address bits are also locked.</p>	Default Value:	0b	Access:	R/W Lock	
Default Value:	0b					
Access:	R/W Lock					

## PCICMD\_STS

PCICMD_STS - PCICMD_STS			
DWord	Bit	Description	
0	31:21	<b>RESERVED</b>	
		Default Value:	000h
		Access:	RO
	20	<b>CAPABILITY_LIST</b>	
		Default Value:	1b
		Access:	RO
	CAP: Indicates that the CAPPOINT register at 34h provides an offset into PCI Configuration Space containing a pointer to the location of the first item in the list		
	19	<b>INTERRUPT_STATUS</b>	
		Default Value:	0b
		Access:	RO
	18:16	<b>RESERVED</b>	
		Default Value:	000b
		Access:	RO
	15:11	<b>RESERVED</b>	
		Default Value:	00h
	10	<b>INTERRUPT_DISABLE</b>	
		Default Value:	0b
		Access:	R/W
	ID: 0 : Legacy interrupt message is enabled. ID: 1 : Disables legacy interrupt message generation on IOSF Sideband. Note : The interrupt status is not blocked from being reflected in PCISTS.IS. Note: MSI interrupt generation : (PCISTS.IS and PCICMD.BME and MSI_CAPID.MSIE) changes from 0 to 1. Note: Message bus interrupt assert is sent : (PCISTS.IS and ~PCICMD.ID and ~MSI_CAPID.MSIE) changes from 0 to 1. Note: Message bus interrupt de-assert is sent : (PCISTS.IS and ~PCICMD.ID and ~MSI_CAPID.MSIE) changes from 1 to 0.		

## PCICMD\_STS - PCICMD\_STS

<b>PCICMD_STS - PCICMD_STS</b>						
	9:3	<b>RESERVED</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
		Reserved				
	2	<b>BUS_MASTER_ENABLE</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BME: (BME and MAE are observed. But context save/restore can occur.)            0 : Blocks the sending of MSI interrupts.            1 : Permits the sending of MSI interrupts</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	1	<b>Reserved</b>				
	0	<b>IO_SPACE_ENABLE</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>IOSE:            0 : I/O space is disabled. IORD and IOWr cycles will not be claimed.            1 : I/O space is enabled. VGA_IO and Gfx_IOBAR are checked. If an IORD/IOWR matches (VGA IO address range or GFX_IOBAR), the cycle will be claimed. Care should be taken in setting up GFX_IOBAR that more than 1 match is not made as this will result in unpredictable behavior.            VGA_IO : Address[15:0] is checked to determine if it falls in the VGA IO range. (The VGA IO range is 03B0h - 03BBh and 03C0h - 03DFh.)            Gfx_IOBAR : Address[15:3] is compared to GFX_IOBAR[15:3].</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## PCU INTERRUPT ENABLE REGISTER

PCU_INTERRUPT_IER - PCU INTERRUPT ENABLE REGISTER		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	444ECh-444EFh	
<p>This table indicates which events are mapped to each bit of the GT interrupt 1 register.  The IER enabled PCU interrupt IIR sticky bits are ORed together  to generate PCU interrupt pending bit in the master interrupt control register.</p>		
DWord	Bit	Description
0	31:26	<b>UNUSED0</b> Access: R/W
	25	<b>PCU_MAILBOX_EVT</b> Access: R/W PCU Pcode 2 driver mailbox event
	24	<b>PCU_THERMAL_EVT</b> Access: R/W PCU thermal event
	23:0	<b>UNUSED1</b> Access: R/W

## PCU INTERRUPT IDENTITY REGISTER

<b>PCU_INTERRUPT_IIR - PCU INTERRUPT IDENTITY REGISTER</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	444E8h-444EBh			
This table indicates which events are mapped to each bit of the GT interrupt 1 register. The IER enabled PCU interrupt IIR sticky bits are ORed together to generate PCU interrupt pending bit in the master interrupt control register.				
DWord	Bit	Description		
0	31:26	<b>UNUSED0</b> <table border="1"> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> </table>	Access:	R/W One Clear
Access:	R/W One Clear			
25	<b>PCU_MAILBOX_EVT</b> <table border="1"> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> </table> <p>PCU Pcode 2 driver mailbox event</p>	Access:	R/W One Clear	
Access:	R/W One Clear			
24	<b>PCU_THERMAL_EVT</b> <table border="1"> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> </table> <p>PCU thermal event</p>	Access:	R/W One Clear	
Access:	R/W One Clear			
23:0	<b>UNUSED1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> </table>	Access:	R/W One Clear	
Access:	R/W One Clear			

## PCU INTERRUPT MASK REGISTER

PCU_INTERRUPT_IMR - PCU INTERRUPT MASK REGISTER		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x03000000 Size (in bits): 32		
Address: 444E4h-444E7h		
This table indicates which events are mapped to each bit of the GT interrupt 1 register. The IER enabled PCU interrupt IIR sticky bits are ORed together to generate PCU interrupt pending bit in the master interrupt control register.		
DWord	Bit	Description
0	31:26	<b>UNUSED0</b> Access: R/W
	25	<b>PCU_MAILBOX_EVT</b> Default Value: 1b Access: R/W PCU Pcode 2 driver mailbox event
	24	<b>PCU_THERMAL_EVT</b> Default Value: 1b Access: R/W PCU thermal event
	23:0	<b>UNUSED1</b> Access: R/W

## PCU INTERRUPT STATUS REGISTER

PCU_INTERRUPT_ISR - PCU INTERRUPT STATUS REGISTER		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 444E0h-444E3h		
This table indicates which events are mapped to each bit of the GT interrupt 1 register. The IER enabled PCU interrupt IIR sticky bits are ORed together to generate PCU interrupt pending bit in the master interrupt control register.		
DWord	Bit	Description
0	31:26	<b>UNUSED0</b> Access: RO
	25	<b>PCU_MAILBOX_EVT</b> PCU Pcode 2 driver mailbox event
	24	<b>PCU_THERMAL_EVT</b> PCU thermal event
	23:0	<b>UNUSED1</b> Access: RO

## Pending Head Pointer Register

UHPTR - Pending Head Pointer Register				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	02134h-02137h			
Name:	Pending Head Pointer Register			
ShortName:	UHPTR_RCSUNIT			
Address:	12134h-12137h			
Name:	Pending Head Pointer Register			
ShortName:	UHPTR_VCSUNIT0			
Address:	1A134h-1A137h			
Name:	Pending Head Pointer Register			
ShortName:	UHPTR_VECSUNIT			
Address:	1C134h-1C137h			
Name:	Pending Head Pointer Register			
ShortName:	UHPTR_VCSUNIT1			
Address:	22134h-22137h			
Name:	Pending Head Pointer Register			
ShortName:	UHPTR_BCSUNIT			
Programming Notes		Source		
Once SW uses UHPTR to preempt the existing workload, should explicitly program MI_SET_CONTEXT to save the preempted context status before submitting the new workload. In case SW doesn't want to save the state of the preempted context, it should at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status doesn't interfere with the new workloads.		RenderCS		
DWord	Bit	Description		
0	31:3	<p><b>Head Pointer Address</b></p> <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:3]</td></tr> </table> <p><b>Description</b></p> <p>This register represents the GFX address offset where execution should continue in the ring buffer following execution of a Preemptable Command. Refer to the Preemption section for the list of preemptable commands supported in ring buffer mode of scheduling.</p>	Format:	GraphicsAddress[31:3]
Format:	GraphicsAddress[31:3]			

## UHPTR - Pending Head Pointer Register

	2:1	<b>Reserved</b>									
		Format: MBZ									
	0	<b>Head Pointer Valid</b>									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center; background-color: #d9e1f2;"><b>Description</b></th> </tr> </thead> <tbody> <tr> <td colspan="2">This bit is set by the software to request a pre-emption.</td> </tr> <tr> <td colspan="2">It is reset by hardware when a Preemptable command is parsed by the command streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated. Refer to the Preemption section for the list of preemptable commands supported in ring buffer mode of scheduling.</td> </tr> <tr> <td colspan="2">This bit is treated as set by command streamer only when arbitration is not disabled using MI_ARB_ON_OFF command. Preemption will not occur on MI_ARB_CHEK command when UHPTR is valid if the arbitration is disabled using MI_ARB_ON_OFF command.</td> </tr> </tbody> </table>	<b>Description</b>		This bit is set by the software to request a pre-emption.		It is reset by hardware when a Preemptable command is parsed by the command streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated. Refer to the Preemption section for the list of preemptable commands supported in ring buffer mode of scheduling.		This bit is treated as set by command streamer only when arbitration is not disabled using MI_ARB_ON_OFF command. Preemption will not occur on MI_ARB_CHEK command when UHPTR is valid if the arbitration is disabled using MI_ARB_ON_OFF command.		
<b>Description</b>											
This bit is set by the software to request a pre-emption.											
It is reset by hardware when a Preemptable command is parsed by the command streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated. Refer to the Preemption section for the list of preemptable commands supported in ring buffer mode of scheduling.											
This bit is treated as set by command streamer only when arbitration is not disabled using MI_ARB_ON_OFF command. Preemption will not occur on MI_ARB_CHEK command when UHPTR is valid if the arbitration is disabled using MI_ARB_ON_OFF command.											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;"><b>Value</b></th> <th style="text-align: center;"><b>Name</b></th> <th style="text-align: center;"><b>Description</b></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>InValid</td><td>No valid updated head pointer register, resume execution at the current location in the ring buffer</td></tr> <tr> <td style="text-align: center;">1</td><td>Valid</td><td>Indicates that there is an updated head pointer programmed in this register</td></tr> </tbody> </table>	<b>Value</b>	<b>Name</b>	<b>Description</b>	0	InValid	No valid updated head pointer register, resume execution at the current location in the ring buffer	1	Valid	Indicates that there is an updated head pointer programmed in this register
<b>Value</b>	<b>Name</b>	<b>Description</b>									
0	InValid	No valid updated head pointer register, resume execution at the current location in the ring buffer									
1	Valid	Indicates that there is an updated head pointer programmed in this register									

## Plink G2H Spare

<b>SPAREG2H - Plink G2H Spare</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0A194h-0A197h			
DWord	Bit	Description		
0	31:9	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
8:0	<b>Plink_G2H_Spare</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>These are spares for ECO use.</p>	Access:	R/W	
Access:	R/W			

## PM\_PWR\_CLK\_STATE

PM_PWR_CLK_STATE - PM_PWR_CLK_STATE										
PM Power Clock State Request										
DWord	Bit	Description								
0	31	<p><b>Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Power Clock State Enable:            0 : No specific power state set, no message/wait with PMunit            1 : CSunit sends the contents of this register to PMunit each time it is written, Send contents of this register to PMunit, wait for Ack.            When CS writes to A200, requesting new set of resources:            Actual EUs used = Async_EU if EUmin &lt; Async_EU &lt; EUmax            Actual EUs used = EUmax if Async_EU &gt; equal to EUmax            Actual EUs used = EUmin if EUmin &gt; equal to Async_EU            Actual SSs used = Async_SS if SScountEn=0            Actual SSs used = SScount if SScountEn=1            After new resources are set by GPMunit, GPM replies to CS by writing 0001_0001 to 0x00_300c</p>	Access:	R/W						
Access:	R/W									
	30:19	<p><b>RSVD</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved (CSunit implements full 32b storage)</p>	Access:	RO						
Access:	RO									
	18	<p><b>SCountEn</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <tr> <th>Programming Notes</th> <th>Project</th> </tr> <tr> <td>Not supported in CHV, BSW. Must be zero (MBZ).</td> <td>CHV, BSW</td> </tr> </table>	Access:	R/W	Programming Notes	Project	Not supported in CHV, BSW. Must be zero (MBZ).	CHV, BSW		
Access:	R/W									
Programming Notes	Project									
Not supported in CHV, BSW. Must be zero (MBZ).	CHV, BSW									
	17:15	<p><b>SliceCount</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <tr> <th>Programming Notes</th> <th>Project</th> </tr> <tr> <td>Not supported in CHV, BSW. Must be zero (MBZ).</td> <td>CHV, BSW</td> </tr> </table>	Default Value:	001b	Access:	R/W	Programming Notes	Project	Not supported in CHV, BSW. Must be zero (MBZ).	CHV, BSW
Default Value:	001b									
Access:	R/W									
Programming Notes	Project									
Not supported in CHV, BSW. Must be zero (MBZ).	CHV, BSW									

## PM\_PWR\_CLK\_STATE - PM\_PWR\_CLK\_STATE

	<b>RSVD</b>		
14:13	Access:	RO	
	Reserved (CSunit implements full 32b storage)		
12	<b>Spare</b>		
	Access:	R/W	
	Spare bit for CHV, BSW		
			<b>Programming Notes</b>
	Must be zero (MBZ).		<b>Project</b>
			CHV, BSW
11	<b>SSCountEn</b>		
	Access:	R/W	
	Enable Subslice Count Request		
	0 = Use async PMunit subslice count request		
	1 = Use SliceCount from this register		
10:8	<b>SScount</b>		
	Default Value:	010b	
	Access:	R/W	
	Number of subslices to power:		
	001 : 1 subslice		
	010 : 2 subslices (GT1-based CHV, BSW only)		
7:4	<b>EUmax</b>		
	Default Value:	1000b	
	Access:	R/W	
	Maximum number of EUs to power (per subslice if multiple subslices enabled).		
	To specify an exact number of subslices, set EUmax equal to EUmin		
	MinEU and MaxEU need to be even and that odd numbers are illegal		
3:0	<b>EUmin</b>		
	Default Value:	1000b	
	Access:	R/W	
	Minimum number of EUs to power (per subslice if multiple subslices enabled):		
	0010 : 2 EUs		
	0100 : 4 EUs		
	0110 : 6 EUs		
	1000 : 8 EUs		
	MinEU and MaxEU need to be even and that odd numbers are illegal		
	When both subslices are enabled (ie 0x18_2168[11:10] = 2'b00)		

PM_PWR_CLK_STATE - PM_PWR_CLK_STATE						
		Config	Disabled Column	FUSE_GT_EU_DISABLE - 0x18_2168[31:16]	Desired Config	Actual/Driver Config
		2x8	none	0x0000	2x8	2x8
		2x8	none	0x0000	2x6	2x6
		2x8	none	0x0000	2x4	2x4
		2x8	none	0x0000	2x2	2x2
		2x6	1	0x1111	2x8	NA
		2x6	1	0x1111	2x6	2x8
		2x6	1	0x1111	2x4	2x6
		2x6	1	0x1111	2x2	2x4
		2x6	2	0x2222	2x8	NA
		2x6	2	0x2222	2x6	2x8
		2x6	2	0x2222	2x4	2x6
		2x6	2	0x2222	2x2	2x2
		2x6	3	0x4444	2x8	NA
		2x6	3	0x4444	2x6	2x8
		2x6	3	0x4444	2x4	2x4
		2x6	3	0x4444	2x2	2x2
		2x6	4	0x8888	2x8	NA
		2x6	4	0x8888	2x6	2x6
		2x6	4	0x8888	2x4	2x4
		2x6	4	0x8888	2x2	2x2
		2x5	1+EU3	0x1919	2x8	NA
		2x5	1+EU3	0x1919	2x5	2x8
		2x5	1+EU3	0x1919	2x4	2x6
		2x5	1+EU3	0x1919	2x2	2x4
		2x5	2+EU3	0x2A2A	2x8	NA
		2x5	2+EU3	0x2A2A	2x5	2x8
		2x5	2+EU3	0x2A2A	2x4	2x6
		2x5	2+EU3	0x2A2A	2x2	2x2

<b>PM_PWR_CLK_STATE - PM_PWR_CLK_STATE</b>				
2x5	3+EU3	0x4C4C	2x8	NA
2x5	3+EU3	0x4C4C	2x5	2x8
2x5	3+EU3	0x4C4C	2x4	2x4
2x5	3+EU3	0x4C4C	2x2	2x2
2x5	4+EU2	0x8C8C	2x8	NA
2x5	4+EU2	0x8C8C	2x5	2x6
2x5	4+EU2	0x8C8C	2x4	2x4
2x5	4+EU2	0x8C8C	2x2	2x2

## PMCAPID

PMCAPID - PMCAPID			
Register Space: PCI: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00229001 Size (in bits): 32			
Address: 000D0h			
PCI Address: D0-D1h Description : Power Management Capabilities ID			
PCI Address: D2-D3h Description : Power Management Capabilities			
DWord	Bit	Description	
0	31:27	<b>PME_SUPPORT</b>	
		Default Value:	00h
	26	Access:	RO
		PMES The graphics controller does not generate PME.	
	25	<b>D2_SUPPORT</b>	
		Default Value:	0b
24:22	26	Access:	RO
		D2S: D2 power management state is not supported.	
	25	<b>D1_SUPPORT</b>	
		Default Value:	0b
	24:22	Access:	RO
		D1S: D1 power management state is not supported.	
21	<b>RESERVED</b>		
	24:22	Default Value:	000b
		Access:	RO
	21	Reserved	
20:19	<b>DEVICE_SPECIFIC_INITIALIZATION</b>		
	20:19	Default Value:	1b
		Access:	RO
Hardwired to 1 to indicate that special initialization of the graphics controller is required before generic class device driver is to use it.			
20:19	<b>RESERVED</b>		
	20:19	Default Value:	00b

PMCAPID - PMCAPID			
		Access:	RO
Reserved			
18:16	<b>VERSION</b>	Default Value:	010b
		Access:	RO
Verion compliance with revision 1.1 of PCI Power management spec.			
15:8	<b>NEXT_POINTER</b>	Default Value:	90h
		Access:	R/W Once
Indicates the next item in the capabilities list(90=MSI) This register should be programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be cleared by a Reset. Write once allowing changing of the capabilities list.			
7:0	<b>CAPABILITIES_ID</b>	Default Value:	01h
		Access:	RO
CAPID: SIG defines this ID is 01h for power management.			

## PMCS

PMCS - PMCS						
Register Space: PCI: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 000D4h						
Power Management Control/Status. Driver does not use this register. SBIOS does not use this register						
DWord	Bit	Description				
0	31:2	<b>RESERVED</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved</td><td></td></tr> </table>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					
Reserved						
	1:0	<b>POWER_STATE_PS</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This field indicates the current power state of the IGD and can be used to set the IGD into a new power state. If software attempts to write an unsupported state to this field, write operation must complete normally on the bus, but the data is discarded and no state change occurs. On a transition from D3 to D0 the graphics controller is optionally reset to initial values. Behavior of the graphics controller in supported states is detailed in the power management section of the PRM.            Bits[1:0] Power state 00: D0 Default 01: D1 Not Supported 10: D2 Not Supported 11: D3</p>	Default Value:	00b	Access:	R/W
Default Value:	00b					
Access:	R/W					

## POWER\_WELL\_SS0\_SIG1

### POWER\_WELL\_SS0\_SIG1 - POWER\_WELL\_SS0\_SIG1

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x02020242

Size (in bits): 32

Address: 0A720h

Subwell signals to be driven out to subslice0 wells: Subwells 1-4.

This register is modified by HW based on sub-power domain configuration and SW should not be writing to this register.

DWord	Bit	Description						
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved</td><td></td></tr> </table>	Default Value:	00b	Access:	RO	Reserved	
Default Value:	00b							
Access:	RO							
Reserved								
	29	<b>ss0_eu210_RST_B</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Subwell control signal 'rst_b' for subwell 'ss0_eu210'</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'rst_b' for subwell 'ss0_eu210'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'rst_b' for subwell 'ss0_eu210'								
	28	<b>ss0_eu210_Fwenb</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Subwell control signal 'fwenb' for subwell 'ss0_eu210'</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'fwenb' for subwell 'ss0_eu210'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'fwenb' for subwell 'ss0_eu210'								
	27	<b>ss0_eu210_Pwrok</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Subwell control signal 'pwrok' for subwell 'ss0_eu210'</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'pwrok' for subwell 'ss0_eu210'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'pwrok' for subwell 'ss0_eu210'								
	26	<b>ss0_eu210_Asyncrst_B</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td>Subwell control signal 'asyncrst_b' for subwell 'ss0_eu210'</td><td></td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'asyncrst_b' for subwell 'ss0_eu210'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'asyncrst_b' for subwell 'ss0_eu210'								
	25	<b>ss0_eu210_Pgenb</b>						

**POWER\_WELL\_SS0\_SIG1 - POWER\_WELL\_SS0\_SIG1**

		<p>Default Value: 1b</p> <p>Access: R/W</p> <p>Subwell control signal 'pgenb' for subwell 'ss0_eu210'            0 = sub-well is powered on.            1 = sub-well is powered off.</p>
24	<b>ss0_eu210_clocken</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'clocken' for subwell 'ss0_eu210'</p>
23:22	<b>Reserved</b>	<p>Default Value: 00b</p> <p>Access: RO</p> <p>Reserved</p>
21	<b>ss0_eu19_rst_b</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'rst_b' for subwell 'ss0_eu19'</p>
20	<b>ss0_eu19_fwenb</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'fwenb' for subwell 'ss0_eu19'</p>
19	<b>ss0_eu19_pwrok</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'pwrok' for subwell 'ss0_eu19'</p>
18	<b>ss0_eu19_asyncrst_b</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'asyncrst_b' for subwell 'ss0_eu19'</p>
17	<b>ss0_eu19_pgenb</b>	<p>Default Value: 1b</p> <p>Access: R/W</p>

POWER_WELL_SS0_SIG1 - POWER_WELL_SS0_SIG1						
		Subwell control signal 'pgenb' for subwell 'ss0_eu19' 0 = sub-well is powered on. 1 = sub-well is powered off.				
16	<b>ss0_eu19_clocken</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'clocken' for subwell 'ss0_eu19'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
15:14	<b>Reserved</b>	<table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved</p>	Default Value:	00b	Access:	RO
Default Value:	00b					
Access:	RO					
13	<b>ss0_eu08_rst_b</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'rst_b' for subwell 'ss0_eu08'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
12	<b>ss0_eu08_fwenb</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'fwenb' for subwell 'ss0_eu08'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
11	<b>ss0_eu08_pwrok</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'pwrok' for subwell 'ss0_eu08'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
10	<b>ss0_eu08_asyncrst_b</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'asyncrst_b' for subwell 'ss0_eu08'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
9	<b>ss0_eu08_pgenb</b>	<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'pgenb' for subwell 'ss0_eu08' 0 = sub-well is powered on. 1 = sub-well is powered off.</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					

## POWER\_WELL\_SS0\_SIG1 - POWER\_WELL\_SS0\_SIG1

8	<b>ss0_eu08_clocken</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'clocken' for subwell 'ss0_eu08'	
7	<b>Reserved</b>	
	Default Value:	0b
	Access:	RO
	Reserved	
6	<b>ss0_pgenb_sig1</b>	
	Default Value:	1b
	Access:	R/W
	Subwell control signal 'pgenb' for subwell 'ss0_ss0'	
5	<b>ss0_RST_B</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'rst_b' for subwell 'ss0_ss0'	
4	<b>ss0_fwenb</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'fwenb' for subwell 'ss0_ss0'	
3	<b>ss0_pwrok</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'pwrok' for subwell 'ss0_ss0'	
2	<b>ss0_asyncrst_b</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'asyncrst_b' for subwell 'ss0_ss0'	
1	<b>ss0_pgenb_sig0</b>	
	Default Value:	1b
	Access:	R/W

POWER_WELL_SS0_SIG1 - POWER_WELL_SS0_SIG1						
		<p>Subwell control signal 'pgenb' for subwell 'ss0_ss0'</p> <p>0 = sub-well is powered on. 1 = sub-well is powered off.</p>				
0	<b>ss0_clocken</b>	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'clocken' for subwell 'ss0_ss0'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## POWER\_WELL\_SS0\_SIG2

POWER_WELL_SS0_SIG2 - POWER_WELL_SS0_SIG2								
DWord	Bit	Description						
0	31:6	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	0000000h	Access:	RO	Reserved	
Default Value:	0000000h							
Access:	RO							
Reserved								
	5	<b>ss0_eu311_RST_B</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Subwell control signal 'rst_b' for subwell 'ss0_eu311'</td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'rst_b' for subwell 'ss0_eu311'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'rst_b' for subwell 'ss0_eu311'								
	4	<b>ss0_eu311_Fwenb</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Subwell control signal 'fwenb' for subwell 'ss0_eu311'</td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'fwenb' for subwell 'ss0_eu311'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'fwenb' for subwell 'ss0_eu311'								
	3	<b>ss0_eu311_Pwrok</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Subwell control signal 'pwrok' for subwell 'ss0_eu311'</td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'pwrok' for subwell 'ss0_eu311'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'pwrok' for subwell 'ss0_eu311'								
	2	<b>ss0_eu311_Asyncrst_B</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Subwell control signal 'asyncrst_b' for subwell 'ss0_eu311'</td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'asyncrst_b' for subwell 'ss0_eu311'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'asyncrst_b' for subwell 'ss0_eu311'								
	1	<b>ss0_eu311_Pgenb</b>						

## POWER\_WELL\_SS0\_SIG2 - POWER\_WELL\_SS0\_SIG2

		Default Value:	1b
		Access:	R/W
Subwell control signal 'pgenb' for subwell 'ss0_eu311'			
0 = sub-well is powered on.			
1 = sub-well is powered off.			
0	<b>ss0_eu311_clocken</b>		
	Default Value:	0b	
	Access:	R/W	
Subwell control signal 'clocken' for subwell 'ss0_eu311'			

## POWER\_WELL\_SS1\_SIG1

POWER_WELL_SS1_SIG1 - POWER_WELL_SS1_SIG1								
DWord	Bit	Description						
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00b	Access:	RO	Reserved	
Default Value:	00b							
Access:	RO							
Reserved								
	29	<b>ss1_eu210_RST_B</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Subwell control signal 'rst_b' for subwell 'ss1_eu210'</td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'rst_b' for subwell 'ss1_eu210'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'rst_b' for subwell 'ss1_eu210'								
	28	<b>ss1_eu210_Fwenb</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Subwell control signal 'fwenb' for subwell 'ss1_eu210'</td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'fwenb' for subwell 'ss1_eu210'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'fwenb' for subwell 'ss1_eu210'								
	27	<b>ss1_eu210_Pwrok</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Subwell control signal 'pwrok' for subwell 'ss1_eu210'</td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'pwrok' for subwell 'ss1_eu210'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'pwrok' for subwell 'ss1_eu210'								
	26	<b>ss1_eu210_Asyncrst_B</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Subwell control signal 'asyncrst_b' for subwell 'ss1_eu210'</td></tr> </table>	Default Value:	0b	Access:	R/W	Subwell control signal 'asyncrst_b' for subwell 'ss1_eu210'	
Default Value:	0b							
Access:	R/W							
Subwell control signal 'asyncrst_b' for subwell 'ss1_eu210'								
	25	<b>ss1_eu210_Pgenb</b>						

## POWER\_WELL\_SS1\_SIG1 - POWER\_WELL\_SS1\_SIG1

		<p>Default Value: 1b</p> <p>Access: R/W</p> <p>Subwell control signal 'pgenb' for subwell 'ss1_eu210' 0 = sub-well is powered on. 1 = sub-well is powered off.</p>
24	<b>ss1_eu210_clocken</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'clocken' for subwell 'ss1_eu210'</p>
23:22	<b>Reserved</b>	<p>Default Value: 00b</p> <p>Access: RO</p> <p>Reserved</p>
21	<b>ss1_eu19_RST_B</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'rst_b' for subwell 'ss1_eu19'</p>
20	<b>ss1_eu19_fwenb</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'fwenb' for subwell 'ss1_eu19'</p>
19	<b>ss1_eu19_pwrok</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'pwrok' for subwell 'ss1_eu19'</p>
18	<b>ss1_eu19_asyncrst_b</b>	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Subwell control signal 'asyncrst_b' for subwell 'ss1_eu19'</p>
17	<b>ss1_eu19_pgenb</b>	<p>Default Value: 1b</p> <p>Access: R/W</p>

## POWER\_WELL\_SS1\_SIG1 - POWER\_WELL\_SS1\_SIG1

		Subwell control signal 'pgenb' for subwell 'ss1_eu19' 0 = sub-well is powered on. 1 = sub-well is powered off.				
16	<b>ss1_eu19_clocken</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'clocken' for subwell 'ss1_eu19'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
15:14	<b>Reserved</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved</p>	Default Value:	00b	Access:	RO
Default Value:	00b					
Access:	RO					
13	<b>ss1_eu08_rst_b</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'rst_b' for subwell 'ss1_eu08'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
12	<b>ss1_eu08_fwenb</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'fwenb' for subwell 'ss1_eu08'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
11	<b>ss1_eu08_pwrok</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'pwrok' for subwell 'ss1_eu08'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
10	<b>ss1_eu08_asyncrst_b</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'asyncrst_b' for subwell 'ss1_eu08'</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
9	<b>ss1_eu08_pgenb</b>	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Subwell control signal 'pgenb' for subwell 'ss1_eu08' 0 = sub-well is powered on. 1 = sub-well is powered off.</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					

## POWER\_WELL\_SS1\_SIG1 - POWER\_WELL\_SS1\_SIG1

8	<b>ss1_eu08_clocken</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'clocken' for subwell 'ss1_eu08'	
7	<b>Reserved</b>	
	Default Value:	0b
	Access:	RO
	Reserved	
6	<b>ss1_pgenb_sig1</b>	
	Default Value:	1b
	Access:	R/W
	Subwell control signal 'pgenb' for subwell 'ss1_ss1'	
5	<b>ss1_RST_B</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'rst_b' for subwell 'ss1_ss1'	
4	<b>ss1_fwenb</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'fwenb' for subwell 'ss1_ss1'	
3	<b>ss1_pwrok</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'pwrok' for subwell 'ss1_ss1'	
2	<b>ss1_asyncrst_b</b>	
	Default Value:	0b
	Access:	R/W
	Subwell control signal 'asyncrst_b' for subwell 'ss1_ss1'	
1	<b>ss1_pgenb_sig0</b>	
	Default Value:	1b
	Access:	R/W

**POWER\_WELL\_SS1\_SIG1 - POWER\_WELL\_SS1\_SIG1**

		Subwell control signal 'pgenb' for subwell 'ss1_ss1' 0 = sub-well is powered on. 1 = sub-well is powered off.				
0	<b>ss1_clocken</b>	<table border="1"><tr><td>Default Value:</td><td>0b</td></tr><tr><td>Access:</td><td>R/W</td></tr></table> Subwell control signal 'clocken' for subwell 'ss1_ss1'	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## POWER\_WELL\_SS1\_SIG2

### POWER\_WELL\_SS1\_SIG2 - POWER\_WELL\_SS1\_SIG2

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000002

Size (in bits): 32

Address: 0A72Ch

Subwell signals to be driven out to subslice1 wells: subwell 5.

This register is modified by HW based on sub-power domain configuration and SW should not be writing to this register.

DWord	Bit	Description		
0	31:6	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Reserved	Default Value:	0000000h
Default Value:	0000000h			
Access:	RO			
5	<b>ss1_eu311_RST_B</b>			
	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Subwell control signal 'rst_b' for subwell 'ss1_eu311'	Default Value:	0b	Access:
Default Value:	0b			
Access:	R/W			
4	<b>ss1_eu311_Fwenb</b>			
	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Subwell control signal 'fwenb' for subwell 'ss1_eu311'	Default Value:	0b	Access:
Default Value:	0b			
Access:	R/W			
3	<b>ss1_eu311_Pwrok</b>			
	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Subwell control signal 'pwrok' for subwell 'ss1_eu311'	Default Value:	0b	Access:
Default Value:	0b			
Access:	R/W			
2	<b>ss1_eu311_Asyncrst_B</b>			
	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Subwell control signal 'asyncrst_b' for subwell 'ss1_eu311'	Default Value:	0b	Access:
Default Value:	0b			
Access:	R/W			

## POWER\_WELL\_SS1\_SIG2 - POWER\_WELL\_SS1\_SIG2

	1	<b>ss1_eu311_pgenb</b>
		Default Value:
		Access:
Subwell control signal 'pgenb' for subwell 'ss1_eu311' 0 = sub-well is powered on. 1 = sub-well is powered off.		
	0	<b>ss1_eu311_clocken</b>
		Default Value:
		Access:
Subwell control signal 'clocken' for subwell 'ss1_eu311'		

## Power Context Save

PWRCTXSAVE - Power Context Save		
DWord	Bit	Description
0	31:16	<b>Mask Bits</b>
		Default Value: 0000h
		Access: RO
	15	<b>Extra Bits15</b>
		Default Value: 0b
		Access: R/W
		Extra Bits for future use.
	14	<b>Extra Bits14</b>
		Default Value: 0b
		Access: R/W
		Extra Bits for future use.
	13	<b>Extra Bits13</b>
		Default Value: 0b
		Access: R/W
		Extra Bits for future use.
	12	<b>Extra Bits12</b>
		Default Value: 0b
		Access: R/W
		Extra Bits for future use.
	11	<b>Extra Bits11</b>
		Default Value: 0b
		Access: R/W
		Extra Bits for future use.
	10	<b>Extra Bits10</b>
		Default Value: 0b
		Access: R/W
		Extra Bits for future use.

## PWRCTXSAVE - Power Context Save

	9	<b>Power Context Save Request</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		<p>Power Context Save.</p> <p>Bit[9].Power Context Save Request.</p> <p>1'b0: Power context save is not being requested (default).</p> <p>1'b1: Power context save is being requested.</p> <p>Unit needs to self-clear this bit upon sampling.</p> <p>This bit is self clear.</p>				
	<b>Power Context Save Quad Word Credits</b>					
	8:0	<table border="1"> <tr> <td>Default Value:</td><td>000000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Power Context Save.</p> <p>Bits[8:0].QWord Credits for Power Context Save Request.</p> <p>An initial length packet is required per power context save session, but that packet does not consume a credit. See protocol description for more details.</p> <p>Minimum Credits = 1: Unit may send 1 QWord pair.</p> <p>Maximum Credits = 511: Unit may send 511 QWord pairs.</p> <p>A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data.</p> <p>Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Default Value:	000000000b	Access:	R/W
Default Value:	000000000b					
Access:	R/W					

## Power context Save Register for LPFC

LPCSR - Power context Save Register for LPFC						
DWord	Bit	Description				
0	31:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reserved.</td> <td></td> </tr> </table>	Access:	RO	Reserved.	
Access:	RO					
Reserved.						
9:0	<p><b>Power context save register command</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Hardware Clear</td> </tr> </table> <p>Bit[9].Power Context Save Request.  1'b0: Power context save is not being requested (default).  1'b1: Power context save is being requested.  Unit needs to self-clear this bit upon sampling.  Bits[8:0].QWord Credits for Power Context Save Request.  Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least).  Maximum Credits = 511: Unit may send 511 QWord pairs.  A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and consume one QWord credit.  Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W Hardware Clear			
Access:	R/W Hardware Clear					

## Power Context Save request

PCTXSAVEREQ - Power Context Save request				
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask bots for lower 16 bits</p>	Access:	RO
Access:	RO			
15:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
Access:	RO			
9	<p><b>Power context save req</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Power Context Save Request</p> <p>1'b0 : Power context save is not being requested (default)    1'b1 : Power context save is being requested    CPUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	
Access:	R/W Set			
8:0	<p><b>Power Context Save request credit count</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>QWord Credits for Power Context Save Request</p> <p>Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)</p> <p>Maximum Credits = 511 : Unit may send 511 QWord pairs</p> <p>A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.</p> <p>Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	
Access:	R/W			

## POWERDOWN\_STATE

POWERDOWN_STATE - POWERDOWN_STATE		
Subwell Power down state description.		
DWord	Bit	Description
0	31:28	<b>pmcr_powerdown_state8</b> Default Value: 0110b Access: R/W The 8th state/signal that needs to be driven
	27:24	<b>pmcr_powerdown_state7</b> Default Value: 0110b Access: R/W The 7th state/signal that needs to be driven
	23:20	<b>pmcr_powerdown_state6</b> Default Value: 0110b Access: R/W The 6th state/signal that needs to be driven
	19:16	<b>pmcr_powerdown_state5</b> Default Value: 0101b Access: R/W The 5th state/signal that needs to be driven
	15:12	<b>pmcr_powerdown_state4</b> Default Value: 0100b Access: R/W The 4th state/signal that needs to be driven
	11:8	<b>pmcr_powerdown_state3</b> Default Value: 0011b Access: R/W

<b>POWERDOWN_STATE - POWERDOWN_STATE</b>						
		The 3rd state/signal that needs to be driven				
	7:4	<b>pmcr_powerdown_state2</b> <table border="1"> <tr> <td>Default Value:</td><td>0010b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> The 2nd state/signal that needs to be driven	Default Value:	0010b	Access:	R/W
Default Value:	0010b					
Access:	R/W					
	3:0	<b>pmcr_powerdown_state1</b> <table border="1"> <tr> <td>Default Value:</td><td>0001b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> This is the very first state and the signal that needs to be driven appropriately Encodings: 001 = Reset Sync Reset 010 = Reset Firewall 011 = Set Power EnB 100 = Reset Clock En 101 = Reset Async Reset 110 = Done 111 = Reserved. Open: Do we want to have an extra bit for future support	Default Value:	0001b	Access:	R/W
Default Value:	0001b					
Access:	R/W					

## POWERDOWN\_WAIT1

POWERDOWN_WAIT1 - POWERDOWN_WAIT1			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x01010101 Size (in bits): 32			
Address: 0A714h			
Subwell power down state wait time 1.			
DWord	Bit	Description	
0	31:24	<b>pmcr_powerdown_wait_state4_5</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 4 is driven before signal 5 can be driven	
0	23:16	<b>pmcr_powerdown_wait_state3_4</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 3 is driven before signal 4 can be driven	
0	15:8	<b>pmcr_powerdown_wait_state2_3</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 2 is driven before signal 3 can be driven	
0	7:0	<b>pmcr_powerdown_wait_state1_2</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 1 is driven before signal 2 can be driven. Note: The granularity of these are in 30ns intervals meaning the counters will increment/decrement every 30ns pulse	

## POWERDOWN\_WAIT2

POWERDOWN_WAIT2 - POWERDOWN_WAIT2			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x01010101 Size (in bits): 32			
Address: 0A718h			
Subwell power down state wait time 2.			
DWord	Bit	Description	
0	31:24	<b>pmcr_powerdown_interval</b>	
		Default Value:	01h
		Access:	R/W
		Stagger between different power gate enables for power down.	
	23:16	<b>pmcr_powerdown_wait_state7_8</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 7 is driven before signal 8 can be driven	
	15:8	<b>pmcr_powerdown_wait_state6_7</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 6 is driven before signal 7 can be driven	
	7:0	<b>pmcr_powerdown_wait_state5_6</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 5 is driven before signal 6 can be driven	

## Power Down/Up Control

PWRDWNUPCTL - Power Down/Up Control				
DWord	Bit	Description		
0	31:4	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
	3	<b>Block Signaling Policy</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BlockAll signaling policy register. Applies to signaling sent to Wake FIFO (ie. IA GT FIFO and HW FIFO).      0 (default) : BlockALL signal only asserts for CPD.      1 : BlockALL signal can assert for CPD and for a timeperiod during RC6 entry.      Note : This affects MMIO requests crossing from CZ clock domain to message channel in Gfx clock domain.</p>	Access:	R/W
Access:	R/W			
	2	<b>Serialize Power Requests</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Determines whether simultaneous requests to REMOVE power are presented to the Punit at the same time or whether the handshake for one must complete before the handshake for the other may start.      0=simultaneous      1=serial</p>	Access:	R/W
Access:	R/W			
	1	<b>Powerdown Request Order</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Determines which well is disabled first if both wells are requesting to enter standby simultaneously, if serialized.      0=render well power is removed first      1=media well power is removed first.</p>	Access:	R/W
Access:	R/W			
	0	<b>Wake Media First</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>When waking both wells, it determines which well wakes first.      0=wake render first       1=wake media first.      (It is NOT possible to wake both simultaneously for di/dt reasons)</p>	Access:	R/W
Access:	R/W			

## Power Enable stagger control

PWRENSTAGCNTRL - Power Enable stagger control					
Register Space: MMIO: 0/2/0					
Project: CHV, BSW					
Source: PRM					
Default Value: 0x00000001					
Size (in bits): 32					
Address: 0A70Ch					
Power Enable Stagger Control					
DWord	Bit	Description			
0	31:8	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO				
7:0	<b>pge_n_phase_interval</b> <table border="1"> <tr> <td>Default Value:</td> <td>01h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>It is the separation between pgen0 and pgen1 on SSx. (units = 30ns)    Default value 0x01. (Real silicon settings will be determined by circuit simulation, but expect it to be no higher than 0x21. Nominally, expect it to be 0x0A)</p>	Default Value:	01h	Access:	R/W
Default Value:	01h				
Access:	R/W				

## Power Meter Weight for gti\_idle\_cz

PMWGICZ - Power Meter Weight for gti_idle_cz		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 1300A4h		
This register contains the power meter weight for the idleness in CZ clock domain.		
DWord	Bit	Description
0	31:16	<b>RESERVED</b>
		Default Value: 0000h
		Access: RO
	15:0	<b>PMWGICZ</b>
	Default Value: 0000h	
	Access: R/W	
<p>This 16-bit value is used to indicate how often to accumulate power within the CZ clock domain. When this field is set to zero, CZ clock domain will not contribute to the overall energy count. Otherwise, the value in this register will dictate how often to add CZ power contribution.</p>		

## Power Meter Weight for gti\_idle\_gs

<b>PWRMTR_WT_GTI - Power Meter Weight for gti_idle_gs</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0AABCh				
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
15:0	<b>Power Meter Weight GTI</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Power meter weight for gti_idle_gs.	Access:	R/W	
Access:	R/W			

## Power Meter Weight for media/render

<b>PWRMTR_WT_MEDREN - Power Meter Weight for media/render</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0AAB8h			
DWord	Bit	Description		
0	31:16	<p><b>Power Meter Weight Render</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Power meter weight for render_idle.</p>	Access:	R/W
Access:	R/W			
15:0	<p><b>Power Meter Weight Media</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Power meter event weight media_idle.</p>	Access:	R/W	
Access:	R/W			

## POWERUP\_STATE

POWERUP_STATE - POWERUP_STATE								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x76543210 Size (in bits): 32								
Address: 0A700h								
Subwell Power up state description.								
DWord	Bit	Description						
0	31:28	<b>pmcr_powerup_state8</b> <table border="1"> <tr> <td>Default Value:</td><td>0111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">The 8th state/signal that needs to be driven</td></tr> </table>	Default Value:	0111b	Access:	R/W	The 8th state/signal that needs to be driven	
Default Value:	0111b							
Access:	R/W							
The 8th state/signal that needs to be driven								
27:24	<b>pmcr_powerup_state7</b> <table border="1"> <tr> <td>Default Value:</td><td>0110b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">The 7th state/signal that needs to be driven</td></tr> </table>	Default Value:	0110b	Access:	R/W	The 7th state/signal that needs to be driven		
Default Value:	0110b							
Access:	R/W							
The 7th state/signal that needs to be driven								
23:20	<b>pmcr_powerup_state6</b> <table border="1"> <tr> <td>Default Value:</td><td>0101b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">The 6th state/signal that needs to be driven</td></tr> </table>	Default Value:	0101b	Access:	R/W	The 6th state/signal that needs to be driven		
Default Value:	0101b							
Access:	R/W							
The 6th state/signal that needs to be driven								
19:16	<b>pmcr_powerup_state5</b> <table border="1"> <tr> <td>Default Value:</td><td>0100b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">The 5th state/signal that needs to be driven</td></tr> </table>	Default Value:	0100b	Access:	R/W	The 5th state/signal that needs to be driven		
Default Value:	0100b							
Access:	R/W							
The 5th state/signal that needs to be driven								
15:12	<b>pmcr_powerup_state4</b> <table border="1"> <tr> <td>Default Value:</td><td>0011b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">The 4th state/signal that needs to be driven</td></tr> </table>	Default Value:	0011b	Access:	R/W	The 4th state/signal that needs to be driven		
Default Value:	0011b							
Access:	R/W							
The 4th state/signal that needs to be driven								
11:8	<b>pmcr_powerup_state3</b> <table border="1"> <tr> <td>Default Value:</td><td>0010b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0010b	Access:	R/W			
Default Value:	0010b							
Access:	R/W							

<b>POWERUP_STATE - POWERUP_STATE</b>						
		The 3rd state/signal that needs to be driven				
	7:4	<p><b>pmcr_powerup_state2</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0001b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> The 2nd state/signal that needs to be driven	Default Value:	0001b	Access:	R/W
Default Value:	0001b					
Access:	R/W					
	3:0	<p><b>pmcr_powerup_state1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> This is the very first state and the signal that needs to be driven appropriately Encodings: 0000 = First Set Clock En 0001 = Reset Power EnB 0010 = Reset Clock En 0011 = Set Firewall 0100 = Set Async Reset/ Set Pwrok 0101 = Final Set clock en 0110 = Set Sync Reset. 0111 = Done 1xxx = Reserved for future	Default Value:	0000b	Access:	R/W
Default Value:	0000b					
Access:	R/W					

## POWERUP\_WAIT1

POWERUP_WAIT1 - POWERUP_WAIT1			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x01010101 Size (in bits): 32			
Address: 0A704h			
Subwell power up state wait time 1			
DWord	Bit	Description	
0	31:24	<b>pmcr_powerup_wait_state4_5</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 4 is driven before signal 5 can be driven	
0	23:16	<b>pmcr_powerup_wait_state3_4</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 3 is driven before signal 4 can be driven	
0	15:8	<b>pmcr_powerup_wait_state2_3</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 2 is driven before signal 3 can be driven	
0	7:0	<b>pmcr_powerup_wait_state1_2</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 1 is driven before signal 2 can be driven. Note: The granularity of these are in 30ns intervals meaning the counters will increment or decrement every 30ns pulse unless we are asserting clocken in which case it is on a usync boundary	

## POWERUP\_WAIT2

POWERUP_WAIT2 - POWERUP_WAIT2			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x01010101 Size (in bits): 32			
Address: 0A708h			
Subwell power up state wait time 2.			
DWord	Bit	Description	
0	31:24	<b>pmcr_powerup_interval</b>	
		Default Value:	01h
		Access:	R/W
		Stagger between different power gate enables on power up	
	23:16	<b>pmcr_powerup_wait_state7_8</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 7 is driven before signal 8 can be driven	
	15:8	<b>pmcr_powerup_wait_state6_7</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 6 is driven before signal 7 can be driven	
	7:0	<b>pmcr_powerup_wait_state5_6</b>	
		Default Value:	01h
		Access:	R/W
		This is the programmed value as to how long there is a wait from the time signal 5 is driven before signal 6 can be driven	

## PPGTT Page Fault Data Registers

PP_PFD[0:31] - PPGTT Page Fault Data Registers				
DWord	Bit	Description		
0	31:12	<p><b>Fault Entry Page Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This RO field contains the faulting page address for this Fault Log entry. This field will contain a valid fault address only if the bit in the GTT Page Fault Indication Register corresponding with the address offset of this entry is set.</p>	Format:	GraphicsAddress[31:12]
Format:	GraphicsAddress[31:12]			
11:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

## Predicate Rendering Data Result

MI_PREDICATE_RESULT - Predicate Rendering Data Result		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: RenderCS		
Default Value: 0x00000000		
Access: R/W		
Size (in bits): 32		
Address: 02418h		
Valid Projects:		
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Format: MBZ
	0	<b>MI_PREDICATE_RESULT</b>
		This bit is the result of the last MI_PREDICATE.

## Predicate Rendering Data Result 1

<b>MI_PREDICATE_RESULT_1 - Predicate Rendering Data Result 1</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address:		0241Ch-0241Fh
Name:		Predicate Rendering Data Result 1
ShortName:		MI_PREDICATE_RESULT_1_RCSUNIT
Address:		1241Ch-1241Fh
Name:		Predicate Rendering Data Result 1
ShortName:		MI_PREDICATE_RESULT_1_VCSUNIT0
Address:		1A41Ch-1A41Fh
Name:		Predicate Rendering Data Result 1
ShortName:		MI_PREDICATE_RESULT_1_VECSUNIT
Address:		1C41Ch-1C41Fh
Name:		Predicate Rendering Data Result 1
ShortName:		MI_PREDICATE_RESULT_1_VCSUNIT1
Address:		2241Ch-2241Fh
Name:		Predicate Rendering Data Result 1
ShortName:		MI_PREDICATE_RESULT_1_BCSUNIT
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Format: MBZ
0	0	<b>MI_PREDICATE_RESULT_1</b> This bit is used to predicate MI_BATCH_BUFFER_START commands in the RCS command stream. Usage Model: MI_MATH command will be used to do some ALU operations over GPR followed by a MI_LOAD_REGISTER_REGISTER to move the result from GPR to MI_PREDICATE_RESULT_1.

## Predicate Rendering Data Result 2

MI_PREDICATE_RESULT_2 - Predicate Rendering Data Result 2															
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32															
Address: 023BCh-023BFh Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_RCSUNIT Valid Projects: CHV, BSW															
Address: 123BCh-123BFh Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_VCSUNIT0 Valid Projects: CHV, BSW															
Address: 1A3BCh-1A3BFh Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_VECSUNIT Valid Projects: CHV, BSW															
Address: 1C3BCh-1C3BFh Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_VCSUNIT1 Valid Projects: CHV, BSW															
Address: 223BCh-223BFh Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_BCSUNIT															
DWord	Bit	Description													
0	31:1	<b>Reserved</b>	Format: MBZ												
	0	<b>MI_PREDICATE_RESULT_2</b>													
		This bit must be loaded with by SW based on GT mode of operation. This register must be loaded appropriately before using MI_SET_PREDICATE command.													
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th colspan="2">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td colspan="2">Indicates GT2 mode and lower slice is disabled.</td></tr> <tr> <td>1h</td><td></td><td colspan="2">Indicates GT3 mode and lower slice is enabled.</td></tr> </tbody></table>				Value	Name	Description		0h	[Default]	Indicates GT2 mode and lower slice is disabled.		1h		Indicates GT3 mode and lower slice is enabled.	
Value	Name	Description													
0h	[Default]	Indicates GT2 mode and lower slice is disabled.													
1h		Indicates GT3 mode and lower slice is enabled.													

## Predicate Rendering Data Storage

<b>MI_PREDICATE_DATA - Predicate Rendering Data Storage</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64		
Address:		02410h-02417h
Valid Projects:		
DWord	Bit	Description
0	63:32	<b>MI_PREDICATE_DATA_UDW</b> This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.
	31:0	<b>MI_PREDICATE_DATA_LDW</b> This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.

## Predicate Rendering Temporary Register0

<b>MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: RenderCS		
Default Value: 0x00000000, 0x00000000		
Access: R/W		
Size (in bits): 64		
Address: 02400h-02407h		
Valid Projects:		
DWord	Bit	Description
0	63:0	<b>MI_PREDICATE_SRC0</b> This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.

## Predicate Rendering Temporary Register1

<b>MI_PREDICATE_SRC1 - Predicate Rendering Temporary Register1</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64		
Address: 02408h-0240Fh Valid Projects: CHV, BSW		
DWord	Bit	Description
0	63:0	<b>MI_PREDICATE_SRC1</b> This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.

## Previous Idle/Busy/Avg Count for Freq Down Recommendation

RPPREVDN - Previous Idle/Busy/Avg Count for Freq Down Recommendation				
DWord	Bit	Description		
0	31:24	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
Access:	RO			
23:0	<p><b>Previous Busy in Down EI</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Previous Busy in Down EI (PRVBSYTAVG): Reports the busyness at the end of the previous down evaluation interval  0 = 0 usec  1 = 1.28 usec  2 = 2.56 usec  3 = 3.84 usec  FF FFFF = 21.474 sec  pmcr_previous_ei_down_busy[23:0]</p>	Access:	RO	
Access:	RO			

## Previous Idle/Busy/Avg Count for Freq Up Recommendation

<b>RPPREVUP - Previous Idle/Busy/Avg Count for Freq Up Recommendation</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0A058h-0A05Bh				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
Access:	RO			
	23:0	<b>Previous Busy in UP EI</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reports the busyness at the end of the previous Up evaluation interval 0 = 0 usec 1 = 1.28 usec 2 = 2.56 usec 3 = 3.84 usec FF FFFF = 21.474 sec pmcr_previous_ei_up_busy[23:0]	Access:	RO
Access:	RO			

## Primitives Generated By VF

IA_PRIMITIVES_COUNT - Primitives Generated By VF		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1		
Address: 02318h Valid Projects:		
This register stores the count of primitives generated by VF. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:32	<b>IA Primitives Count Report UDW</b> Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)
	31:0	<b>IA Primitives Count Report LDW</b> Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)

## Private PAT

<b>PRIV_PAT - Private PAT</b>																																																
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000003 Size (in bits): 32																																																
Address: 040E8h																																																
DWord	Bit	Description																																														
0	31:0	<p><b>Private PAT</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000003h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <table border="1"> <thead> <tr> <th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>Bit[31:8]: Reserved.</td><td></td></tr> <tr> <td>Bit[7]: Reserved.</td><td>CHV, BSW</td></tr> <tr> <td>Bit[6]: Snoop Required [CHV, BSW Only]</td><td></td></tr> <tr> <td>1: System agent will snoop the IA cores</td><td></td></tr> <tr> <td>0: System agent will not snoop the IA cores</td><td></td></tr> <tr> <td>Bit[5:4]: (See below.)</td><td></td></tr> <tr> <td>00b: Age is 0.</td><td></td></tr> <tr> <td>01b: Age is 1.</td><td></td></tr> <tr> <td>10b: Age is 2.</td><td></td></tr> <tr> <td>11b: Age is 3.</td><td></td></tr> <tr> <td>Bit[3:2]: (See below.)</td><td></td></tr> <tr> <td>00b: eLLC only.</td><td></td></tr> <tr> <td>01b: LLC only.</td><td></td></tr> <tr> <td>10b: LLC and eLLC allowed.</td><td></td></tr> <tr> <td>11b: L3, LLC, and eLLC are allowed.</td><td></td></tr> <tr> <td>Bit[1:0]: (see below):</td><td></td></tr> <tr> <td>00b: Uncacheable (UC).</td><td></td></tr> <tr> <td>01b: Write Combining (WC).</td><td></td></tr> <tr> <td>10b: Write Through (WT).</td><td></td></tr> <tr> <td>11b: Write Back (WB).</td><td></td></tr> </tbody> </table>	Default Value:	00000003h	Access:	R/W	Description	Project	Bit[31:8]: Reserved.		Bit[7]: Reserved.	CHV, BSW	Bit[6]: Snoop Required [CHV, BSW Only]		1: System agent will snoop the IA cores		0: System agent will not snoop the IA cores		Bit[5:4]: (See below.)		00b: Age is 0.		01b: Age is 1.		10b: Age is 2.		11b: Age is 3.		Bit[3:2]: (See below.)		00b: eLLC only.		01b: LLC only.		10b: LLC and eLLC allowed.		11b: L3, LLC, and eLLC are allowed.		Bit[1:0]: (see below):		00b: Uncacheable (UC).		01b: Write Combining (WC).		10b: Write Through (WT).		11b: Write Back (WB).	
Default Value:	00000003h																																															
Access:	R/W																																															
Description	Project																																															
Bit[31:8]: Reserved.																																																
Bit[7]: Reserved.	CHV, BSW																																															
Bit[6]: Snoop Required [CHV, BSW Only]																																																
1: System agent will snoop the IA cores																																																
0: System agent will not snoop the IA cores																																																
Bit[5:4]: (See below.)																																																
00b: Age is 0.																																																
01b: Age is 1.																																																
10b: Age is 2.																																																
11b: Age is 3.																																																
Bit[3:2]: (See below.)																																																
00b: eLLC only.																																																
01b: LLC only.																																																
10b: LLC and eLLC allowed.																																																
11b: L3, LLC, and eLLC are allowed.																																																
Bit[1:0]: (see below):																																																
00b: Uncacheable (UC).																																																
01b: Write Combining (WC).																																																
10b: Write Through (WT).																																																
11b: Write Back (WB).																																																

## Private PAT

<b>PRIV_PAT - Private PAT</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	040E8h					
DWord	Bit	Description				
0	31:0	<p><b>Private PAT</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bit[31:16]: Reserved.      Bit[15:8]: PPGTT Private PAT.      (See bit[7:0] for definition.)</p> <p>Bit[7:6]: Reserved.      Bit[5:4]: (See below.)      00b: Age is 0.      01b: Age is 1.      10b: Age is 2.      11b: Age is 3.      Bit[3:2]: (See below.)      00b: Override to eLLC Only. (This setting overrides the memory_object_control_state via surface state to be eLLC target only.)      01b: eLLC only.      10b: LLC only.      11b: eLLC/LLC.      Bit[1:0]: (see below):      00b: Uncached with fence.      01b: Write Combining (traditional UC).      10b: Write Through.      11b: Write Back.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## PS Depth Count

PS_DEPTH_COUNT - PS Depth Count		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1		
Address: 02350h		
This register stores the value of the count of samples that have passed the depth test. This register is part of the context save and restore. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.		
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.

## PS Depth Count for Slice0

PS_DEPTH_COUNT_SLICE0 - PS Depth Count for Slice0		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	022D8h	
<p>This register stores the value of the count of pixels that have passed the depth test in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>		
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the total number of pixels that have passed the depth test in Slice0(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the total number of pixels that have passed the depth test in Slice0(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.

## PS Depth Count for Slice1

PS_DEPTH_COUNT_SLICE1 - PS Depth Count for Slice1		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	022F8h	
<p>This register stores the value of the count of pixels that have passed the depth test in Slice1. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>		
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the total number of pixels that have passed the depth test in Slice1(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the total number of pixels that have passed the depth test in Slice1(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.

## PS Depth Count for Slice2

PS_DEPTH_COUNT_SLICE2 - PS Depth Count for Slice2		
Register Space:	MMIO: 0/2/0	
DWord	Bit	Description
0..1	63:32	<p><b>Depth Count UDW</b></p> <p>This register reflects the depth test in slice2 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>
	31:0	<p><b>Depth Count LDW</b></p> <p>This register reflects the depth test in slice2 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>

## PS Depth Count for Slice3

PS_DEPTH_COUNT_SLICE3 - PS Depth Count for Slice3		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1		
Address: 02460h		
This register stores the value of the count of pixels that have passed the depth test in Slice3. This register is part of the render context save and restore. This register should not be programmed by SW.		
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the depth test in slice3 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the depth test in slice3 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.

## PS Invocation Count

PS_INVOCATION_COUNT - PS Invocation Count		
DWord	Bit	Description
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>
	31:0	<p><b>PS Invocation Count LDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>

## PS Invocation Count for Slice0

<b>PS_INVOCATION_COUNT_SLICE0 - PS Invocation Count for Slice0</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1  Address: 022C8h		
This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).		
<b>Workaround</b>		
HW reports this count 4X the actual value and therefore SW must divide the count by 4 for correct reporting.		
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.

## PS Invocation Count for Slice1

<b>PS_INVOCATION_COUNT_SLICE1 - PS Invocation Count for Slice1</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	022F0h	
This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).		
<b>Workaround</b>		
Workaround: HW reports this count 4X the actual value and therefore SW must divide the count by 4 for correct reporting.		
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.

## PS Invocation Count for Slice2

<b>PS_INVOCATION_COUNT_SLICE2 - PS Invocation Count for Slice2</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1		
Address: 02448h		
This register stores the value of the count of pixels that get shaded in Slice2. This register is part of the render context save and restore. This register should not be programmed by SW.		
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice2. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice2. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.

## PS Invocation Count for Slice3

<b>PS_INVOCATION_COUNT_SLICE3 - PS Invocation Count for Slice3</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64 Trusted Type: 1		
Address: 02458h		
This register stores the value of the count of pixels that get shaded in Slice3. This register is part of the render context save and restore. This register should not be programmed by SW.		
DWord	Bit	Description
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice3. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>
	31:0	<p><b>PS Invocation Count LDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice3. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>

## PTBR\_PAGE\_POOL\_OOM\_EVENT\_REGISTER

PTBR_PAGE_POOL_OOM_EVENT_REGISTER		
DWord	Bit	Description
0	31:17	<b>Reserved</b>
		Default Value: 0000000000000000b
		Access: RO

## PTBR Page Pool Size on Out Of Memory

PTBR_PAGE_POOL_SIZE_ON_OOM_REGISTER						
DWord	Bit	Description				
0	31:17	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000000000000000b	Access:	RO
Default Value:	0000000000000000b					
Access:	RO					

## PTE SW Fault Repair High

PTESWC_H - PTE SW Fault Repair High		
DWord	Bit	Description
0	31:0	<b>PTE SW Fault Repair High</b>
		Default Value: 00000000h
		Access: R/W
		Fixed PTE entry is written by SW here.

## PTE SW Fault Repair Low

<b>PTESWC_L - PTE SW Fault Repair Low</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 04100h						
DWord	Bit	Description				
0	31:0	<p><b>PTE SW Fault Repair Low</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Fixed PTE entry is written by SW here.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## Punit to Gunit Message

P2GMESSAGE - Punit to Gunit Message				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 1300A8h				
This register is used for messaging communication between Punit and Gunit.				
DWord	Bit	Description		
0	31:16	<b>P2GMSGMSK</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Mask bits for lower 16 bits to avoid a read/modify write            if '0' the corresponding bit in [15:0] is not changed            if '1' the corresponding bit in [15:0] is changed to the value in [15:0]</p>	Default Value:	0000h
Default Value:	0000h			
Access:	RO			
<b>Punit to Gunit Ack for (EU/SS) resource profile change</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>WO</td></tr> </table> <p>New for CHV, BSW.            Punit sends an ack to proceed with changing the EU/SS requested by CS.            This is self clearing bit. Both this bit and bit 31 should be '1' and byte enables should be set for writing into this bit.            Once written, ack will stay high for one czclk wide and self clears. Reads will always return '0'.            Other bits that are involved in the flow are A11C[28] and A11C[27].Sequencing.            1) CS sends (EU/SS) resource request to GPM.            2) GPM writes to offset 0xDA in Punit config space showing what the intended new configuration will be, when config bit allows.            3) Punit has opportunity to do whatever is needed, but can not wait for CPDack as it will result in a hang.            4) Based on a config unit setting, GPM will wait for an acknowledge from Punit. By default, GPM does not wait for ack due to large latency.            5) GPM continues to change the (EU/SS) resource profile.            6) GPM replies to CS with the new resource profile.            7) Execute the workload or arbitrate CPD.</p>	Default Value:	0b	Access:	WO
Default Value:	0b			
Access:	WO			
	14:1	<b>P2G_MSG_RSVD</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>P2GMSGReserved</p>	Default Value:	0000h
Default Value:	0000h			
Access:	R/W			

## P2GMESSAGE - Punit to Gunit Message

	0	<b>P2GMSG0</b>
		Default Value: 0b Access: R/W
		<p>Context restore. this bit is used as part of the hardware context restore process.</p> <p>Step1: Punit writes '1(with mask bit 16 set) to initiate the HW context restore(for registers driver would normally restore)</p> <p>Step2: Gunit goes through context restore.</p> <p>Step3: Gunit writes a 1 to Punit register DB[0] indicating context restore has completed.</p> <p>This bit is cleared automatically when Gunit is powered down. Punit must do the same.</p> <p>The specific usage of this bit limits it to only be set once, for initial context restore request after an s0ix exit. Any subsequent write is undefined.</p>

## PWRCTXSAVE Message Register for Power Management Unit

### MSG\_PWRCTXSAVE\_GPM - PWRCTXSAVE Message Register for Power Management Unit

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000000

Size (in bits): 16

Address: 08044h

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. In order to set bit0, for example, the data would be 0x0001\_0001. In order to clear bit0, for example, the data would be 0x0001\_0000. Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit	Description		
0	15:10	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
9	<b>Power Context Save Request</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Power Context Save Request            1'b0 : Power context save is not being requested &lt;default&gt;            1'b1 : Power context save is being requested            Unit needs to self-clear this bit upon sampling.</p>	Access:	R/W	
Access:	R/W			
8:0	<b>QWord Credits for Power Context Save Request</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>QWord Credits for Power Context Save Request            Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)            Maximum Credits = 511 : Unit may send 511 QWord pairs            A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.            Only valid with PWRCTXSAVE_REQ (Bit9).</p>	Access:	R/W	
Access:	R/W			

## PWRMTR\_WT1\_EEVT1TO4

PWRMTR_WT1_EEVT1TO4 - PWRMTR_WT1_EEVT1TO4						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT1_EU_TH_EVT4</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_EU_TH_EVT4 This event measured by this field can be overwritten by AACC[3].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<b>PWRMTR_WT1_EU_GA_EVT3</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_EU_GA_EVT3 This event measured by this field can be overwritten by AACC[2].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<b>PWRMTR_WT1_EU_GA_EVT2</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_EU_GA_EVT2 This event measured by this field can be overwritten by AACC[1].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<b>PWRMTR_WT1_EU_GA_EVT1</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_EU_GA_EVT1 This event measured by this field can be overwritten by AACC[0].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT1\_EEVT5TO8

PWRMTR_WT1_EEVT5TO8 - PWRMTR_WT1_EEVT5TO8						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0A854h						
PWRMTR_WT1_EEVT5to8						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT1_E0_HP_EVT8</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_E0_HP_EVT8 This event measured by this field can be overwritten by AACC[7].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
23:16	<b>PWRMTR_WT1_E0_HP_EVT7</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_E0_HP_EVT7 This event measured by this field can be overwritten by AACC[6].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
15:8	<b>PWRMTR_WT1_E0_HP_EVT6</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_E0_HP_EVT6 This event measured by this field can be overwritten by AACC[5].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
7:0	<b>PWRMTR_WT1_EU_IO_EVT5</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_EU_IO_EVT5 This event measured by this field can be overwritten by AACC[4].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT1\_EEVT9TO12

PWRMTR_WT1_EEVT9TO12 - PWRMTR_WT1_EEVT9TO12			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A858h			
PWRMTR_WT1_EEVT9to12			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_E0_SP_EVT12</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E0_SP_EVT12 This event measured by this field can be overwritten by AACC[11].	
0	23:16	<b>PWRMTR_WT1_E0_SP_EVT11</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E0_SP_EVT11 This event measured by this field can be overwritten by AACC[10].	
0	15:8	<b>PWRMTR_WT1_E0_SP_EVT10</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E0_SP_EVT10 This event measured by this field can be overwritten by AACC[9].	
0	7:0	<b>PWRMTR_WT1_E0_HP_EVT9</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E0_HP_EVT9 This event measured by this field can be overwritten by AACC[8].	

## PWRMTR\_WT1\_EEVT13TO16

PWRMTR_WT1_EEVT13TO16 - PWRMTR_WT1_EEVT13TO16						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT1_E0_DP_EVT16</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E0_DP_EVT16 This event measured by this field can be overwritten by AACC[15].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT1_E0_DP_EVT15</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E0_DP_EVT15 This event measured by this field can be overwritten by AACC[14].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT1_E0_DP_EVT14</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E0_DP_EVT14 This event measured by this field can be overwritten by AACC[13].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT1_E0_SP_EVT13</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E0_SP_EVT13 This event measured by this field can be overwritten by AACC[12].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT1\_EEVT17TO20

PWRMTR_WT1_EEVT17TO20 - PWRMTR_WT1_EEVT17TO20						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0A860h						
PWRMTR_WT1_EEVT17to20						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT1_E0INT_EVT20</b>				
		Default Value:	00h			
	23:16	Access:	R/W Lock			
		PWRMTR_WT1_E0INT_EVT20 This event measured by this field can be overwritten by AACC[19].				
	15:8	<b>PWRMTR_WT1_E0INT_EVT19</b>				
		Default Value:	00h			
	7:0	Access:	R/W Lock			
		PWRMTR_WT1_E0INT_EVT19 This event measured by this field can be overwritten by AACC[18].				
<b>Programming Notes</b>						
Must be 0 at all times.						
	15:8	<b>PWRMTR_WT1_E0INT_EVT18</b>				
		Default Value:	00h			
	7:0	Access:	R/W Lock			
		PWRMTR_WT1_E0INT_EVT18 This event measured by this field can be overwritten by AACC[17].				
<b>Programming Notes</b>						
Must be 0 at all times.						

## PWRMTR\_WT1\_EEVT21TO24

PWRMTR_WT1_EEVT21TO24 - PWRMTR_WT1_EEVT21TO24						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT1_E0_QP_EVT24</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E0_QP_EVT24 This event measured by this field can be overwritten by AACC[23].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT1_E0_QP_EVT23</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E0_QP_EVT23 This event measured by this field can be overwritten by AACC[22].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT1_E0_QP_EVT22</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E0_QP_EVT22 This event measured by this field can be overwritten by AACC[21].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT1_E0INT_EVT21</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E0INT_EVT21 This event measured by this field can be overwritten by AACC[20].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT1\_EEVT25TO28

PWRMTR_WT1_EEVT25TO28 - PWRMTR_WT1_EEVT25TO28					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32					
Address: 0A868h					
PWRMTR_WT1_EEVT25to28					
DWord	Bit	Description			
0	31:24	<b>PWRMTR_WT1_EFPU0_EVT28</b>			
		Default Value:	00h		
		Access:	R/W Lock		
		PWRMTR_WT1_EFPU0_EVT28 This event measured by this field can be overwritten by AACC[27].			
0	23:16	<b>PWRMTR_WT1_EFPU0_EVT27</b>			
		Default Value:	00h		
		Access:	R/W Lock		
		PWRMTR_WT1_EFPU0_EVT27 This event measured by this field can be overwritten by AACC[26].			
0	15:8	<b>PWRMTR_WT1_EFPU0_EVT26</b>			
		Default Value:	00h		
		Access:	R/W Lock		
		PWRMTR_WT1_EFPU0_EVT26 This event measured by this field can be overwritten by AACC[25].			
0	7:0	<b>PWRMTR_WT1_E0_QP_EVT25</b>			
		Default Value:	00h		
		Access:	R/W Lock		
		PWRMTR_WT1_E0_QP_EVT25 This event measured by this field can be overwritten by AACC[24].			
<b>Programming Notes</b>					
Must be 0 at all times.					

## PWRMTR\_WT1\_EEVT29TO32

<b>PWRMTR_WT1_EEVT29TO32 - PWRMTR_WT1_EEVT29TO32</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A86Ch			
PWRMTR_WT1_EEVT29to32			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_E1_HP_EVT32</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_HP_EVT32 This event measured by this field can be overwritten by AACC[31].	
	23:16	<b>PWRMTR_WT1_E1_HP_EVT31</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_HP_EVT31 This event measured by this field can be overwritten by AACC[30].	
	15:8	<b>PWRMTR_WT1_E1_HP_EVT30</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_HP_EVT30 This event measured by this field can be overwritten by AACC[29].	
	7:0	<b>PWRMTR_WT1_EFPU0_EVT29</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_EFPU0_EVT29 This event measured by this field can be overwritten by AACC[28].	

## PWRMTR\_WT1\_EEVT33TO36

PWRMTR_WT1_EEVT33TO36 - PWRMTR_WT1_EEVT33TO36			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_E1_SP_EVT36</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_SP_EVT36 This event measured by this field can be overwritten by AAD0[3].	
	23:16	<b>PWRMTR_WT1_E1_SP_EVT35</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_SP_EVT35 This event measured by this field can be overwritten by AAD0[2].	
	15:8	<b>PWRMTR_WT1_E1_SP_EVT34</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_SP_EVT34 This event measured by this field can be overwritten by AAD0[1].	
	7:0	<b>PWRMTR_WT1_E1_HP_EVT33</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_HP_EVT33 This event measured by this field can be overwritten by AAD0[0].	

## PWRMTR\_WT1\_EEVT37TO40

<b>PWRMTR_WT1_EEVT37TO40 - PWRMTR_WT1_EEVT37TO40</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A874h			
PWRMTR_WT1_EEVT37to40			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_E1_DP_EVT40</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_DP_EVT40 This event measured by this field can be overwritten by AAD0[7].	
	23:16	<b>PWRMTR_WT1_E1_DP_EVT39</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_DP_EVT39 This event measured by this field can be overwritten by AAD0[6].	
	15:8	<b>PWRMTR_WT1_E1_DP_EVT38</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_DP_EVT38 This event measured by this field can be overwritten by AAD0[5].	
	7:0	<b>PWRMTR_WT1_E1_SP_EVT37</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_SP_EVT37 This event measured by this field can be overwritten by AAD0[4].	

## PWRMTR\_WT1\_EEVT41TO44

PWRMTR_WT1_EEVT41TO44 - PWRMTR_WT1_EEVT41TO44			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_E1INT_EVT44</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1INT_EVT44 This event measured by this field can be overwritten by AAD0[11].	
	23:16	<b>PWRMTR_WT1_E1INT_EVT43</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1INT_EVT43 This event measured by this field can be overwritten by AAD0[10].	
		<b>Programming Notes</b>	
		Must be 0 at all times.	
	15:8	<b>PWRMTR_WT1_E1INT_EVT42</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1INT_EVT42 This event measured by this field can be overwritten by AAD0[9].	
	7:0	<b>PWRMTR_WT1_E1_DP_EVT41</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_DP_EVT41 This event measured by this field can be overwritten by AAD0[8].	

## PWRMTR\_WT1\_EEVT45TO48

PWRMTR_WT1_EEVT45TO48 - PWRMTR_WT1_EEVT45TO48						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT1_E1_QP_EVT48</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E1_QP_EVT48 This event measured by this field can be overwritten by AAD0[15].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT1_E1_QP_EVT47</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E1_QP_EVT47 This event measured by this field can be overwritten by AAD0[14].</p> <p><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT1_E1_QP_EVT46</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E1_QP_EVT46 This event measured by this field can be overwritten by AAD0[13].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT1_E1INT_EVT45</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT1_E1INT_EVT45 This event measured by this field can be overwritten by AAD0[12].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT1\_EEVT49TO52

PWRMTR_WT1_EEVT49TO52 - PWRMTR_WT1_EEVT49TO52			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_EFPU1_EVT52</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_EFPU1_EVT52 This event measured by this field can be overwritten by AAD0[19].	
	23:16	<b>PWRMTR_WT1_EFPU1_EVT51</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_EFPU1_EVT51 This event measured by this field can be overwritten by AAD0[18].	
	15:8	<b>PWRMTR_WT1_EFPU1_EVT50</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_EFPU1_EVT50 This event measured by this field can be overwritten by AAD0[17].	
	7:0	<b>PWRMTR_WT1_E1_QP_EVT49</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_E1_QP_EVT49 This event measured by this field can be overwritten by AAD0[16].	

## PWRMTR\_WT1\_EEVT53TO56

<b>PWRMTR_WT1_EEVT53TO56 - PWRMTR_WT1_EEVT53TO56</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A884h			
PWRMTR_WT1_EEVT53to56			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_EEMEM_EVT56</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_EEMEM_EVT56 This event measured by this field can be overwritten by AAD0[23].	
0	23:16	<b>PWRMTR_WT1_EEMEM_EVT55</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_EEMEM_EVT55 This event measured by this field can be overwritten by AAD0[22].	
0	15:8	<b>PWRMTR_WT1_EEMEM_EVT54</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_EEMEM_EVT54 This event measured by this field can be overwritten by AAD0[21].	
0	7:0	<b>PWRMTR_WT1_EFPU1_EVT53</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_EFPU1_EVT53 This event measured by this field can be overwritten by AAD0[20].	

## PWRMTR\_WT1\_EEVT57TO58

<b>PWRMTR_WT1_EEVT57TO58 - PWRMTR_WT1_EEVT57TO58</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0A888h			
PWRMTR_WT1_EEVT57to58			
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Default Value:	0000h
	Access:	RO	
Reserved			
0	15:8	<b>PWRMTR_WT1_EBUSS_EVT58</b>	
		Default Value:	00h
	Access:	R/W Lock	
PWRMTR_WT1_EBUSS_EVT58 This event measured by this field can be overwritten by AAD0[25].			
0	7:0	<b>PWRMTR_WT1_EEMEM_EVT57</b>	
		Default Value:	00h
	Access:	R/W Lock	
PWRMTR_WT1_EEMEM_EVT57 This event measured by this field can be overwritten by AAD0[24].			

## PWRMTR\_WT1\_MEVT1TO4

<b>PWRMTR_WT1_MEVT1TO4 - PWRMTR_WT1_MEVT1TO4</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0A890h			
PWRMTR_WT1_MEVT1to4			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MMDOI_EVT4</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT1_MMDOI_EVT4 This event measured by this field can be overwritten by AAD4[3].	
	15:8	<b>PWRMTR_WT1_MMSOI_EVT3</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMSOI_EVT3 This event measured by this field can be overwritten by AAD4[2].	
	15:8	<b>PWRMTR_WT1_MMSOI_EVT2</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMSOI_EVT2 This event measured by this field can be overwritten by AAD4[1].	
	7:0	<b>PWRMTR_WT1_MMSOI_EVT1</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMSOI_EVT1 This event measured by this field can be overwritten by AAD4[0].	

## PWRMTR\_WT1\_MEVT5TO8

PWRMTR_WT1_MEVT5TO8 - PWRMTR_WT1_MEVT5TO8			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A894h			
PWRMTR_WT1_MEVT5to8			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MMDOI_EVT8</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDOI_EVT8 This event measured by this field can be overwritten by AAD4[7].	
	23:16	<b>PWRMTR_WT1_MMDOI_EVT7</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDOI_EVT7 This event measured by this field can be overwritten by AAD4[6].	
	15:8	<b>PWRMTR_WT1_MMDOI_EVT6</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDOI_EVT6 This event measured by this field can be overwritten by AAD4[5].	
	7:0	<b>PWRMTR_WT1_MMDOI_EVT5</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDOI_EVT5 This event measured by this field can be overwritten by AAD4[4].	

## PWRMTR\_WT1\_MEVT9TO12

<b>PWRMTR_WT1_MEVT9TO12 - PWRMTR_WT1_MEVT9TO12</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0A898h			
PWRMTR_WT1_MEVT9to12			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MMDCN_EVT12</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT12 This event measured by this field can be overwritten by AAD4[11].	
	23:16	<b>PWRMTR_WT1_MMDCN_EVT11</b>	
		Default Value:	00h
	15:8	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT11 This event measured by this field can be overwritten by AAD4[10].	
	15:8	<b>PWRMTR_WT1_MMDCN_EVT10</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT10 This event measured by this field can be overwritten by AAD4[9].	
	7:0	<b>PWRMTR_WT1_MMDCN_EVT9</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT9 This event measured by this field can be overwritten by AAD4[8].	

## PWRMTR\_WT1\_MEVT13TO16

PWRMTR_WT1_MEVT13TO16 - PWRMTR_WT1_MEVT13TO16			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MMDCN_EVT16</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT16 This event measured by this field can be overwritten by AAD4[15].	
	15:8	<b>PWRMTR_WT1_MMDCN_EVT15</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT15 This event measured by this field can be overwritten by AAD4[14].	
	15:8	<b>PWRMTR_WT1_MMDCN_EVT14</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT14 This event measured by this field can be overwritten by AAD4[13].	
	15:8	<b>PWRMTR_WT1_MMDCN_EVT13</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT13 This event measured by this field can be overwritten by AAD4[12].	

## PWRMTR\_WT1\_MEVT17TO20

<b>PWRMTR_WT1_MEVT17TO20 - PWRMTR_WT1_MEVT17TO20</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0A8A0h			
PWRMTR_WT1_MEVT17to20			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MMDMH_EVT20</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT1_MMDMH_EVT20 This event measured by this field can be overwritten by AAD4[19].	
	15:8	<b>PWRMTR_WT1_MMDCN_EVT19</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT19 This event measured by this field can be overwritten by AAD4[18].	
	15:8	<b>PWRMTR_WT1_MMDCN_EVT18</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT18 This event measured by this field can be overwritten by AAD4[17].	
	15:8	<b>PWRMTR_WT1_MMDCN_EVT17</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT17 This event measured by this field can be overwritten by AAD4[16].	

## PWRMTR\_WT1\_MEVT21TO24

PWRMTR_WT1_MEVT21TO24 - PWRMTR_WT1_MEVT21TO24			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MMDOH_EVT24</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDOH_EVT24 This event measured by this field can be overwritten by AAD4[23].	
	23:16	<b>PWRMTR_WT1_MMDMH_EVT23</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDMH_EVT23 This event measured by this field can be overwritten by AAD4[22].	
	15:8	<b>PWRMTR_WT1_MMDMH_EVT22</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDMH_EVT22 This event measured by this field can be overwritten by AAD4[21].	
	7:0	<b>PWRMTR_WT1_MMDMH_EVT21</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDMH_EVT21 This event measured by this field can be overwritten by AAD4[20].	

## PWRMTR\_WT1\_MEVT25TO28

<b>PWRMTR_WT1_MEVT25TO28 - PWRMTR_WT1_MEVT25TO28</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A8A8h PWRMTR_WT1_MEVT25to28			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MMDCN_EVT28</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT28 This event measured by this field can be overwritten by AAD4[27].	
	23:16	<b>PWRMTR_WT1_MMDCN_EVT27</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT27 This event measured by this field can be overwritten by AAD4[26].	
	15:8	<b>PWRMTR_WT1_MMDCN_EVT26</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT26 This event measured by this field can be overwritten by AAD4[25].	
	<b>Programming Notes</b> Must be 0 at all times.		<b>Project</b> CHV, BSW
	7:0	<b>PWRMTR_WT1_MMDOH_EVT25</b>	
		Default Value:	00h
		Access:	R/W Lock
	PWRMTR_WT1_MMDOH_EVT25 This event measured by this field can be overwritten by AAD4[24].		

## PWRMTR\_WT1\_MEVT29TO32

PWRMTR_WT1_MEVT29TO32 - PWRMTR_WT1_MEVT29TO32			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MHECN_EVT32</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MHECN_EVT32 This event measured by this field can be overwritten by AAD4[31].	
	23:16	<b>PWRMTR_WT1_MHECN_EVT31</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MHECN_EVT31 This event measured by this field can be overwritten by AAD4[30].	
	15:8	<b>PWRMTR_WT1_MHECN_EVT30</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MHECN_EVT30 This event measured by this field can be overwritten by AAD4[29].	
	7:0	<b>PWRMTR_WT1_MMDCN_EVT29</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MMDCN_EVT29 This event measured by this field can be overwritten by AAD4[28].	

## PWRMTR\_WT1\_MEVT33TO36

<b>PWRMTR_WT1_MEVT33TO36 - PWRMTR_WT1_MEVT33TO36</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0A8B0h			
PWRMTR_WT1_MEVT33to36			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_MHECN_EVT36</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MHECN_EVT36 This event measured by this field can be overwritten by AAD8[3].	
0	23:16	<b>PWRMTR_WT1_MHECN_EVT35</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MHECN_EVT35 This event measured by this field can be overwritten by AAD8[2].	
0	15:8	<b>PWRMTR_WT1_MHECN_EVT34</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MHECN_EVT34 This event measured by this field can be overwritten by AAD8[1].	
0	7:0	<b>PWRMTR_WT1_MHECN_EVT33</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_MHECN_EVT33 This event measured by this field can be overwritten by AAD8[0].	

## PWRMTR\_WT1\_REV1TO4

PWRMTR_WT1_REV1TO4 - PWRMTR_WT1_REV1TO4						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0A800h						
PWRMTR_WT1_REV1to4						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT1_RFFOI_EVT4</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFOI_EVT4. This event measured by this field can be overwritten by AAC0[3].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
23:16	<b>PWRMTR_WT1_RFFOI_EVT3</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFOI_EVT3. This event measured by this field can be overwritten by AAC0[2].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
15:8	<b>PWRMTR_WT1_RFFOI_EVT2</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFOI_EVT2. This event measured by this field can be overwritten by AAC0[1].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
7:0	<b>PWRMTR_WT1_RFFOI_EVT1</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFOI_EVT1. This event measured by this field can be overwritten by AAC0[0].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT1\_REV5TO8

<b>PWRMTR_WT1_REV5TO8 - PWRMTR_WT1_REV5TO8</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0A804h						
PWRMTR_WT1_REV5to8						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT1_RFFOI_EVT8</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFOI_EVT8. This event measured by this field can be overwritten by AAC0[7].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
23:16	<b>PWRMTR_WT1_RFFOI_EVT7</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFOI_EVT7. This event measured by this field can be overwritten by AAC0[6].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
15:8	<b>PWRMTR_WT1_RFFOI_EVT6</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFOI_EVT6. This event measured by this field can be overwritten by AAC0[5].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
7:0	<b>PWRMTR_WT1_RFFOI_EVT5</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFOI_EVT5. This event measured by this field can be overwritten by AAC0[4].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT1\_REV9TO12

PWRMTR_WT1_REV9TO12 - PWRMTR_WT1_REV9TO12			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A808h			
PWRMTR_WT1_REV9to12			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RFFOI_EVT12</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RFFOI_EVT12.This event measured by this field can be overwritten by AAC0[11].		
0	23:16	<b>PWRMTR_WT1_RFFOI_EVT11</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RFFOI_EVT11.This event measured by this field can be overwritten by AAC0[10].		
0	15:8	<b>PWRMTR_WT1_RFFOI_EVT10</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RFFOI_EVT10. This event measured by this field can be overwritten by AAC0[9].		
0	7:0	<b>PWRMTR_WT1_RFFOI_EVT9</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RFFOI_EVT9.This event measured by this field can be overwritten by AAC0[8].		

## PWRMTR\_WT1\_REV13TO16

<b>PWRMTR_WT1_REV13TO16 - PWRMTR_WT1_REV13TO16</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A80Ch			
PWRMTR_WT1_REV13to16			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RFFCN_EVT16</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RFFCN_EVT16.This event measured by this field can be overwritten by AAC0[15].	
	23:16	<b>PWRMTR_WT1_RFFCN_EVT15</b>	
		Default Value:	00h
		Access:	R/W Lock
	PWRMTR_WT1_RFFCN_EVT15. This event measured by this field can be overwritten by AAC0[14].		
	15:8	<b>PWRMTR_WT1_RFFOI_EVT14</b>	
		Default Value:	00h
		Access:	R/W Lock
	PWRMTR_WT1_RFFOI_EVT14.This event measured by this field can be overwritten by AAC0[13].		
	7:0	<b>PWRMTR_WT1_RFFOI_EVT13</b>	
		Default Value:	00h
		Access:	R/W Lock
	PWRMTR_WT1_RFFOI_EVT13.This event measured by this field can be overwritten by AAC0[12].		

## PWRMTR\_WT1\_REV17TO20

PWRMTR_WT1_REV17TO20 - PWRMTR_WT1_REV17TO20						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT1_RFFCN_EVT20</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFCN_EVT20. This event measured by this field can be overwritten by AAC0[19].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<b>PWRMTR_WT1_RFFCN_EVT19</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFCN_EVT19 This event measured by this field can be overwritten by AAC0[18].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<b>PWRMTR_WT1_RFFCN_EVT18</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFCN_EVT18 This event measured by this field can be overwritten by AAC0[17].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<b>PWRMTR_WT1_RFFCN_EVT17</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RFFCN_EVT17 This event measured by this field can be overwritten by AAC0[16].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
Programming Notes		Project				
Must be 0 at all times.		CHV, BSW				

## PWRMTR\_WT1\_REV21TO24

<b>PWRMTR_WT1_REV21TO24 - PWRMTR_WT1_REV21TO24</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0A814h			
PWRMTR_WT1_REV21to24			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RSCOI_EVT24</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT24 This event measured by this field can be overwritten by AAC0[23].	
	15:8	<b>PWRMTR_WT1_RSCOI_EVT23</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT23 This event measured by this field can be overwritten by AAC0[22].	
	31:24	<b>PWRMTR_WT1_RSCOI_EVT22</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT22 This event measured by this field can be overwritten by AAC0[21].	
	15:8	<b>PWRMTR_WT1_RSCOI_EVT21</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT21 This event measured by this field can be overwritten by AAC0[20].	

## PWRMTR\_WT1\_REV25TO28

PWRMTR_WT1_REV25TO28 - PWRMTR_WT1_REV25TO28			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A818h			
PWRMTR_WT1_REV25to28			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RSCOI_EVT28</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT28 This event measured by this field can be overwritten by AAC0[27].	
0	23:16	<b>PWRMTR_WT1_RSCOI_EVT27</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT27 This event measured by this field can be overwritten by AAC0[26].	
0	15:8	<b>PWRMTR_WT1_RSCOI_EVT26</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT26 This event measured by this field can be overwritten by AAC0[25].	
0	7:0	<b>PWRMTR_WT1_RSCOI_EVT25</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT25 This event measured by this field can be overwritten by AAC0[24].	

## PWRMTR\_WT1\_REV29TO32

<b>PWRMTR_WT1_REV29TO32 - PWRMTR_WT1_REV29TO32</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A81Ch			
PWRMTR_WT1_REV29to32			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RSCOI_EVT32</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT32 This event measured by this field can be overwritten by AAC0[31].	
	23:16	<b>PWRMTR_WT1_RSCOI_EVT31</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT31 This event measured by this field can be overwritten by AAC0[30].	
	15:8	<b>PWRMTR_WT1_RSCOI_EVT30</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT30 This event measured by this field can be overwritten by AAC0[29].	
	7:0	<b>PWRMTR_WT1_RSCOI_EVT29</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RSCOI_EVT29 This event measured by this field can be overwritten by AAC0[28].	

## PWRMTR\_WT1\_REV33TO36

PWRMTR_WT1_REV33TO36 - PWRMTR_WT1_REV33TO36			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A820h			
PWRMTR_WT1_REV33to36			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RL3MI_EVT36</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RL3MI_EVT36 This event measured by this field can be overwritten by AAC4[3].		
0	23:16	<b>PWRMTR_WT1_RL3CN_EVT35</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RL3CN_EVT35 This event measured by this field can be overwritten by AAC4[2].		
0	15:8	<b>PWRMTR_WT1_RS3CN_EVT34</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RS3CN_EVT34 This event measured by this field can be overwritten by AAC4[1].		
0	7:0	<b>PWRMTR_WT1_RS3COI_EVT33</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RS3COI_EVT33 This event measured by this field can be overwritten by AAC4[0].		

## PWRMTR\_WT1\_REV37TO40

<b>PWRMTR_WT1_REV37TO40 - PWRMTR_WT1_REV37TO40</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A824h			
PWRMTR_WT1_REV37to40			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RTAOI_EVT40</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT40 This event measured by this field can be overwritten by AAC4[7].	
	15:8	<b>PWRMTR_WT1_RL3MI_EVT39</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_RL3MI_EVT39 This event measured by this field can be overwritten by AAC4[6].	
	15:8	<b>PWRMTR_WT1_RL3MI_EVT38</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT1_RL3MI_EVT38 This event measured by this field can be overwritten by AAC4[5].	
	7:0	<b>PWRMTR_WT1_RL3MI_EVT37</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RL3MI_EVT37 This event measured by this field can be overwritten by AAC4[4].	

## PWRMTR\_WT1\_REV41TO44

PWRMTR_WT1_REV41TO44 - PWRMTR_WT1_REV41TO44			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A828h			
PWRMTR_WT1_REV41to44			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RTAOI_EVT44</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT44 This event measured by this field can be overwritten by AAC4[11].	
	23:16	<b>PWRMTR_WT1_RTAOI_EVT43</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT43 This event measured by this field can be overwritten by AAC4[10].	
	15:8	<b>PWRMTR_WT1_RTAOI_EVT42</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT42 This event measured by this field can be overwritten by AAC4[9].	
	7:0	<b>PWRMTR_WT1_RTAOI_EVT41</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT41 This event measured by this field can be overwritten by AAC4[8].	

## PWRMTR\_WT1\_REV45TO48

<b>PWRMTR_WT1_REV45TO48 - PWRMTR_WT1_REV45TO48</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A82Ch			
PWRMTR_WT1_REV45to48			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RTAOI_EVT48</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT48 This event measured by this field can be overwritten by AAC4[15].	
0	23:16	<b>PWRMTR_WT1_RTAOI_EVT47</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT47 This event measured by this field can be overwritten by AAC4[14].	
0	15:8	<b>PWRMTR_WT1_RTAOI_EVT46</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT46 This event measured by this field can be overwritten by AAC4[13].	
0	7:0	<b>PWRMTR_WT1_RTAOI_EVT45</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTAOI_EVT45 This event measured by this field can be overwritten by AAC4[12].	

## PWRMTR\_WT1\_REV49TO52

PWRMTR_WT1_REV49TO52 - PWRMTR_WT1_REV49TO52						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT1_RTAOH_EVT52</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RTAOH_EVT52 This event measured by this field can be overwritten by AAC4[19].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<b>PWRMTR_WT1_RTAOH_EVT51</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RTAOH_EVT51 This event measured by this field can be overwritten by AAC4[18].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<b>PWRMTR_WT1_RTAOI_EVT50</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RTAOI_EVT50 This event measured by this field can be overwritten by AAC4[17].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<b>PWRMTR_WT1_RTAOI_EVT49</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RTAOI_EVT49 This event measured by this field can be overwritten by AAC4[16].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT1\_REV53TO56

<b>PWRMTR_WT1_REV53TO56 - PWRMTR_WT1_REV53TO56</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A834h			
PWRMTR_WT1_REV53to56			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RTSOI_EVT56</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTS OI_EVT56 This event measured by this field can be overwritten by AAC4[23].	
0	23:16	<b>PWRMTR_WT1_RTACN_EVT55</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTACN_EVT55 This event measured by this field can be overwritten by AAC4[22].	
0	15:8	<b>PWRMTR_WT1_RTACN_EVT54</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTACN_EVT54 This event measured by this field can be overwritten by AAC4[21].	
0	7:0	<b>PWRMTR_WT1_RTACN_EVT53</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTACN_EVT53 This event measured by this field can be overwritten by AAC4[20].	

## PWRMTR\_WT1\_REV57TO60

PWRMTR_WT1_REV57TO60 - PWRMTR_WT1_REV57TO60						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0A838h						
PWRMTR_WT1_REV57to60						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT1_RTSOI_EVT60</b>				
		Default Value:	00h			
	23:16	Access:	R/W Lock			
		PWRMTR_WT1_RTS OI_EVT60 This event measured by this field can be overwritten by AAC4[27].				
	15:8	<b>PWRMTR_WT1_RTSOI_EVT59</b>				
		Default Value:	00h			
	7:0	Access:	R/W Lock			
		PWRMTR_WT1_RTS OI_EVT59 This event measured by this field can be overwritten by AAC4[26].				
	15:8	<b>PWRMTR_WT1_RTSOI_EVT58</b>				
		Default Value:	00h			
	7:0	Access:	R/W Lock			
		PWRMTR_WT1_RTS OI_EVT58 This event measured by this field can be overwritten by AAC4[25].				
<b>Programming Notes</b>						
Must be set to zero at all times.						
	15:8	<b>PWRMTR_WT1_RTSOI_EVT57</b>				
		Default Value:	00h			
	7:0	Access:	R/W Lock			
		PWRMTR_WT1_RTS OI_EVT57 This event measured by this field can be overwritten by AAC4[24].				
<b>Programming Notes</b>						
Must be set to zero at all times.						

## PWRMTR\_WT1\_REV61TO64

<b>PWRMTR_WT1_REV61TO64 - PWRMTR_WT1_REV61TO64</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0A83Ch			
PWRMTR_WT1_REV61to64			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RTOOI_EVT64</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTOOI_EVT64 This event measured by this field can be overwritten by AAC4[31].	
23:16	23:16	<b>PWRMTR_WT1_RTOOI_EVT63</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTOOI_EVT63 This event measured by this field can be overwritten by AAC4[30].	
15:8	15:8	<b>PWRMTR_WT1_RTOOI_EVT62</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTOOI_EVT62 This event measured by this field can be overwritten by AAC4[29].	
7:0	7:0	<b>PWRMTR_WT1_RTOOI_EVT61</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT1_RTOOI_EVT61 This event measured by this field can be overwritten by AAC4[28].	

## PWRMTR\_WT1\_REV65TO68

PWRMTR_WT1_REV65TO68 - PWRMTR_WT1_REV65TO68			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A840h			
PWRMTR_WT1_REV65to68			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT1_RGTCN_EVT68</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RGTCN_EVT68 This event measured by this field can be overwritten by AAC8[3].		
0	23:16	<b>PWRMTR_WT1_RGTCN_EVT67</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RGTCN_EVT67 This event measured by this field can be overwritten by AAC8[2].		
0	15:8	<b>PWRMTR_WT1_RGTCN_EVT66</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RGTCN_EVT66 This event measured by this field can be overwritten by AAC8[1].		
0	7:0	<b>PWRMTR_WT1_RGTOI_EVT65</b>	
	Default Value:	00h	
	Access:	R/W Lock	
	PWRMTR_WT1_RGTOI_EVT65 This event measured by this field can be overwritten by AAC8[0].		

## PWRMTR\_WT1\_REV69TO70

PWRMTR_WT1_REV69TO70 - PWRMTR_WT1_REV69TO70						
DWord	Bit	Description				
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Reserved	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15:8	<b>PWRMTR_WT1_RGTCN_EVT70</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RGTCN_EVT70 This event measured by this field can be overwritten by AAC8[5].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<b>PWRMTR_WT1_RGTCN_EVT69</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT1_RGTCN_EVT69 This event measured by this field can be overwritten by AAC8[4].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT2\_EEVT1TO4

<b>PWRMTR_WT2_EEVT1TO4 - PWRMTR_WT2_EEVT1TO4</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0A950h					
PWRMTR_WT2_EEVT1to4						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT2_EU_TH_EVT4</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT2_EU_TH_EVT4 This event measured by this field can be overwritten by AACC[3].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
23:16	<b>PWRMTR_WT2_EU_GA_EVT3</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT2_EU_GA_EVT3 This event measured by this field can be overwritten by AACC[2].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
15:8	<b>PWRMTR_WT2_EU_GA_EVT2</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT2_EU_GA_EVT2 This event measured by this field can be overwritten by AACC[1].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
7:0	<b>PWRMTR_WT2_EU_GA_EVT1</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT2_EU_GA_EVT1 This event measured by this field can be overwritten by AACC[0].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT2\_EEVT5TO8

PWRMTR_WT2_EEVT5TO8 - PWRMTR_WT2_EEVT5TO8						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT2_E0_HP_EVT8</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_E0_HP_EVT8 This event measured by this field can be overwritten by AACC[7].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT2_E0_HP_EVT7</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_E0_HP_EVT7 This event measured by this field can be overwritten by AACC[6].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT2_E0_HP_EVT6</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_E0_HP_EVT6 This event measured by this field can be overwritten by AACC[5].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT2_EU_IO_EVT5</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_EU_IO_EVT5 This event measured by this field can be overwritten by AACC[4].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT2\_EEVT9TO12

PWRMTR_WT2_EEVT9TO12 - PWRMTR_WT2_EEVT9TO12			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A958h			
PWRMTR_WT2_EEVT9to12			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT2_E0_SP_EVT12</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E0_SP_EVT12 This event measured by this field can be overwritten by AACC[11].	
0	23:16	<b>PWRMTR_WT2_E0_SP_EVT11</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E0_SP_EVT11 This event measured by this field can be overwritten by AACC[10].	
0	15:8	<b>PWRMTR_WT2_E0_SP_EVT10</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E0_SP_EVT10 This event measured by this field can be overwritten by AACC[9].	
0	7:0	<b>PWRMTR_WT2_E0_HP_EVT9</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E0_HP_EVT9 This event measured by this field can be overwritten by AACC[8].	

## PWRMTR\_WT2\_EEVT13TO16

PWRMTR_WT2_EEVT13TO16 - PWRMTR_WT2_EEVT13TO16						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT2_E0_DP_EVT16</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_E0_DP_EVT16 This event measured by this field can be overwritten by AACC[15].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT2_E0_DP_EVT15</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_E0_DP_EVT15 This event measured by this field can be overwritten by AACC[14].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT2_E0_DP_EVT14</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_E0_DP_EVT14 This event measured by this field can be overwritten by AACC[13].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT2_E0_SP_EVT13</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_E0_SP_EVT13 This event measured by this field can be overwritten by AACC[12].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT2\_EEVT17TO20

PWRMTR_WT2_EEVT17TO20 - PWRMTR_WT2_EEVT17TO20						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0A960h						
PWRMTR_WT2_EEVT17to20						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT2_E0INT_EVT20</b>				
		Default Value:	00h			
	23:16	Access:	R/W Lock			
		PWRMTR_WT2_E0INT_EVT20 This event measured by this field can be overwritten by AACC[19].				
	15:8	<b>PWRMTR_WT2_E0INT_EVT19</b>				
		Default Value:	00h			
	7:0	Access:	R/W Lock			
		PWRMTR_WT2_E0INT_EVT19 This event measured by this field can be overwritten by AACC[18].				
<b>Programming Notes</b>						
Must be 0 at all times.						
	15:8	<b>PWRMTR_WT2_E0INT_EVT18</b>				
		Default Value:	00h			
	7:0	Access:	R/W Lock			
		PWRMTR_WT2_E0INT_EVT18 This event measured by this field can be overwritten by AACC[17].				
<b>Programming Notes</b>						
Must be 0 at all times.						

## PWRMTR\_WT2\_EEVT21TO24

PWRMTR_WT2_EEVT21TO24 - PWRMTR_WT2_EEVT21TO24						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT2_E0_QP_EVT24</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_E0_QP_EVT24 This event measured by this field can be overwritten by AACC[23].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT2_E0_QP_EVT23</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_E0_QP_EVT23 This event measured by this field can be overwritten by AACC[22].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT2_E0_QP_EVT22</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_E0_QP_EVT22 This event measured by this field can be overwritten by AACC[21].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT2_E0INT_EVT21</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_E0INT_EVT21 This event measured by this field can be overwritten by AACC[20].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT2\_EEVT25TO28

PWRMTR_WT2_EEVT25TO28 - PWRMTR_WT2_EEVT25TO28					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32					
Address: 0A968h					
PWRMTR_WT2_EEVT25to28					
DWord	Bit	Description			
0	31:24	<b>PWRMTR_WT2_EFPU0_EVT28</b>			
		Default Value:	00h		
		Access:	R/W Lock		
		PWRMTR_WT2_EFPU0_EVT28 This event measured by this field can be overwritten by AACC[27].			
0	23:16	<b>PWRMTR_WT2_EFPU0_EVT27</b>			
		Default Value:	00h		
		Access:	R/W Lock		
		PWRMTR_WT2_EFPU0_EVT27 This event measured by this field can be overwritten by AACC[26].			
0	15:8	<b>PWRMTR_WT2_EFPU0_EVT26</b>			
		Default Value:	00h		
		Access:	R/W Lock		
		PWRMTR_WT2_EFPU0_EVT26 This event measured by this field can be overwritten by AACC[25].			
0	7:0	<b>PWRMTR_WT2_E0_QP_EVT25</b>			
		Default Value:	00h		
		Access:	R/W Lock		
		PWRMTR_WT2_E0_QP_EVT25 This event measured by this field can be overwritten by AACC[24].			
<b>Programming Notes</b>					
Must be 0 at all times.					

## PWRMTR\_WT2\_EEVT29TO32

<b>PWRMTR_WT2_EEVT29TO32 - PWRMTR_WT2_EEVT29TO32</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A96Ch			
PWRMTR_WT2_EEVT29to32			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT2_E1_HP_EVT32</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_HP_EVT32 This event measured by this field can be overwritten by AACC[31].	
0	23:16	<b>PWRMTR_WT2_E1_HP_EVT31</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_HP_EVT31 This event measured by this field can be overwritten by AACC[30].	
0	15:8	<b>PWRMTR_WT2_E1_HP_EVT30</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_HP_EVT30 This event measured by this field can be overwritten by AACC[29].	
0	7:0	<b>PWRMTR_WT2_EFPU0_EVT29</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_EFPU0_EVT29 This event measured by this field can be overwritten by AACC[28].	

## PWRMTR\_WT2\_EEVT33TO36

PWRMTR_WT2_EEVT33TO36 - PWRMTR_WT2_EEVT33TO36			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT2_E1_SP_EVT36</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_SP_EVT36 This event measured by this field can be overwritten by AAD0[3].	
0	23:16	<b>PWRMTR_WT2_E1_SP_EVT35</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_SP_EVT35 This event measured by this field can be overwritten by AAD0[2].	
0	15:8	<b>PWRMTR_WT2_E1_SP_EVT34</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_SP_EVT34 This event measured by this field can be overwritten by AAD0[1].	
0	7:0	<b>PWRMTR_WT2_E1_HP_EVT33</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_HP_EVT33 This event measured by this field can be overwritten by AAD0[0].	

## PWRMTR\_WT2\_EEVT37TO40

<b>PWRMTR_WT2_EEVT37TO40 - PWRMTR_WT2_EEVT37TO40</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A974h			
PWRMTR_WT2_EEVT37to40			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT2_E1_DP_EVT40</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_DP_EVT40 This event measured by this field can be overwritten by AAD0[7].	
	23:16	<b>PWRMTR_WT2_E1_DP_EVT39</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_DP_EVT39 This event measured by this field can be overwritten by AAD0[6].	
	15:8	<b>PWRMTR_WT2_E1_DP_EVT38</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_DP_EVT38 This event measured by this field can be overwritten by AAD0[5].	
	7:0	<b>PWRMTR_WT2_E1_SP_EVT37</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_SP_EVT37 This event measured by this field can be overwritten by AAD0[4].	

## PWRMTR\_WT2\_EEVT41TO44

<b>PWRMTR_WT2_EEVT41TO44 - PWRMTR_WT2_EEVT41TO44</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0A978h						
PWRMTR_WT2_EEVT41to44						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT2_E1INT_EVT44</b>				
		Default Value:	00h			
	23:16	Access:	R/W Lock			
		PWRMTR_WT2_E1INT_EVT44 This event measured by this field can be overwritten by AAD0[11].				
	15:8	<b>PWRMTR_WT2_E1INT_EVT43</b>				
		Default Value:	00h			
	7:0	Access:	R/W Lock			
		PWRMTR_WT2_E1INT_EVT43 This event measured by this field can be overwritten by AAD0[10].				
<b>Programming Notes</b>						
Must be 0 at all times.						
	<b>PWRMTR_WT2_E1INT_EVT42</b>					
	15:8	Default Value:	00h			
		Access:	R/W Lock			
	7:0	PWRMTR_WT2_E1INT_EVT42 This event measured by this field can be overwritten by AAD0[9].				
		<b>PWRMTR_WT2_E1_DP_EVT41</b>				
	7:0	Default Value:	00h			
		Access:	R/W Lock			
	PWRMTR_WT2_E1_DP_EVT41 This event measured by this field can be overwritten by AAD0[8].					

## PWRMTR\_WT2\_EEVT45TO48

PWRMTR_WT2_EEVT45TO48 - PWRMTR_WT2_EEVT45TO48						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT2_E1_QP_EVT48</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_E1_QP_EVT48 This event measured by this field can be overwritten by AAD0[15].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT2_E1_QP_EVT47</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_E1_QP_EVT47 This event measured by this field can be overwritten by AAD0[14].</p> <p><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT2_E1_QP_EVT46</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_E1_QP_EVT46 This event measured by this field can be overwritten by AAD0[13].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT2_E1INT_EVT45</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_E1INT_EVT45 This event measured by this field can be overwritten by AAD0[12].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT2\_EEVT49TO52

PWRMTR_WT2_EEVT49TO52 - PWRMTR_WT2_EEVT49TO52			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT2_EFPU1_EVT52</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_EFPU1_EVT52 This event measured by this field can be overwritten by AAD0[19].	
	23:16	<b>PWRMTR_WT2_EFPU1_EVT51</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_EFPU1_EVT51 This event measured by this field can be overwritten by AAD0[18].	
	15:8	<b>PWRMTR_WT2_EFPU1_EVT50</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_EFPU1_EVT50 This event measured by this field can be overwritten by AAD0[17].	
	7:0	<b>PWRMTR_WT2_E1_QP_EVT49</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_E1_QP_EVT49 This event measured by this field can be overwritten by AAD0[16].	

## PWRMTR\_WT2\_EEVT53TO56

<b>PWRMTR_WT2_EEVT53TO56 - PWRMTR_WT2_EEVT53TO56</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0A984h			
PWRMTR_WT2_EEVT53to56			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT2_EEMEM_EVT56</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_EEMEM_EVT56 This event measured by this field can be overwritten by AAD0[23].	
0	23:16	<b>PWRMTR_WT2_EEMEM_EVT55</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_EEMEM_EVT55 This event measured by this field can be overwritten by AAD0[22].	
0	15:8	<b>PWRMTR_WT2_EEMEM_EVT54</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_EEMEM_EVT54 This event measured by this field can be overwritten by AAD0[21].	
0	7:0	<b>PWRMTR_WT2_EFPU1_EVT53</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_EFPU1_EVT53 This event measured by this field can be overwritten by AAD0[20].	

## PWRMTR\_WT2\_EEVT57TO58

PWRMTR_WT2_EEVT57TO58 - PWRMTR_WT2_EEVT57TO58						
DWord	Bit	Description				
0	31:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15:8	<p><b>PWRMTR_WT2_EBUSS_EVT58</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_EBUSS_EVT58 This event measured by this field can be overwritten by AAD0[25].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT2_EEMEM_EVT57</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_EEMEM_EVT57 This event measured by this field can be overwritten by AAD0[24].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT2\_REV5TO8

PWRMTR_WT2_REV5TO8 - PWRMTR_WT2_REV5TO8								
PWRMTR_WT2_REV5to8								
DWord	Bit	Description						
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00h	Access:	RO	Reserved	
Default Value:	00h							
Access:	RO							
Reserved								
23:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00h	Access:	RO	Reserved		
Default Value:	00h							
Access:	RO							
Reserved								
15:8	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00h	Access:	RO	Reserved		
Default Value:	00h							
Access:	RO							
Reserved								
7:0	<b>PWRMTR_WT2_RFFOI_EVT5</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT2_RFFOI_EVT5 This event measured by this field can be overwritten by AAC0[4].</p>	Default Value:	00h	Access:	R/W Lock			
Default Value:	00h							
Access:	R/W Lock							

## PWRMTR\_WT2\_REV33TO36

PWRMTR_WT2_REV33TO36 - PWRMTR_WT2_REV33TO36						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT2_RL3MI_EVT36</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_RL3MI_EVT36 This event measured by this field can be overwritten by AAC4[3].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	15:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	7:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					

## PWRMTR\_WT2\_REV37TO40

PWRMTR_WT2_REV37TO40 - PWRMTR_WT2_REV37TO40						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT2_RTAOI_EVT40</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_RTAOI_EVT40 This event measured by this field can be overwritten by AAC4[7].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	15:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	7:0	<p><b>PWRMTR_WT2_RL3MI_EVT37</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT2_RL3MI_EVT37 This event measured by this field can be overwritten by AAC4[4].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT2\_REV41TO44

PWRMTR_WT2_REV41TO44 - PWRMTR_WT2_REV41TO44			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A928h			
PWRMTR_WT2_REV41to44			
DWord	Bit	Description	
0	31:24	<b>Reserved</b>	
		Default Value:	00h
		Access:	RO
		Reserved	
0	23:16	<b>Reserved</b>	
		Default Value:	00h
		Access:	RO
		Reserved	
0	15:8	<b>Reserved</b>	
		Default Value:	00h
		Access:	RO
		Reserved	
0	7:0	<b>PWRMTR_WT2_RTAOI_EVT41</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_RTAOI_EVT41 This event measured by this field can be overwritten by AAC4[8].	

## PWRMTR\_WT2\_REV49TO52

<b>PWRMTR_WT2_REV49TO52 - PWRMTR_WT2_REV49TO52</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A930h			
PWRMTR_WT2_REV49to52			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT2_RTAOH_EVT52</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_RTAOH_EVT52 This event measured by this field can be overwritten by AAC4[19].	
0	23:16	<b>PWRMTR_WT2_RTAOH_EVT51</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_RTAOH_EVT51 This event measured by this field can be overwritten by AAC4[18].	
0	15:8	<b>Reserved</b>	
		Default Value:	00h
		Access:	RO
		Reserved	
0	7:0	<b>PWRMTR_WT2_RTAOI_EVT49</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_RTAOI_EVT49 This event measured by this field can be overwritten by AAC4[16].	

## PWRMTR\_WT2\_REV53TO56

PWRMTR_WT2_REV53TO56 - PWRMTR_WT2_REV53TO56			
Register Space:	MMIO: 0/2/0		
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT2_RTSOI_EVT56</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_RTS OI_EVT56 This event measured by this field can be overwritten by AAC4[23].	
	23:16	<b>PWRMTR_WT2_RTACN_EVT55</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_RTACN_EVT55 This event measured by this field can be overwritten by AAC4[22].	
	15:8	<b>PWRMTR_WT2_RTACN_EVT54</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT2_RTACN_EVT54 This event measured by this field can be overwritten by AAC4[21].	
	7:0	<b>Reserved</b>	
		Default Value:	00h
		Access:	RO
		Reserved	

## PWRMTR\_WT2\_REV65TO68

<b>PWRMTR_WT2_REV65TO68 - PWRMTR_WT2_REV65TO68</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0A940h			
PWRMTR_WT2_REV65to68			
DWord	Bit	Description	
0	31:24	<b>Reserved</b>	
		Default Value:	00h
	23:16	Access:	RO
		Reserved	
	15:8	<b>PWRMTR_WT2_RGTCN_EVT66</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT2_RGTCN_EVT66 This event measured by this field can be overwritten by AAC8[1].	
	7:0	<b>PWRMTR_WT2_RGTOI_EVT65</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT2_RGTOI_EVT65 This event measured by this field can be overwritten by AAC8[0].	

## PWRMTR\_WT2\_REV69TO70

PWRMTR_WT2_REV69TO70 - PWRMTR_WT2_REV69TO70						
DWord	Bit	Description				
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15:8	<b>PWRMTR_WT2_RGTCN_EVT70</b> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> PWRMTR_WT2_RGTCN_EVT70 This event measured by this field can be overwritten by AAC8[5].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<b>PWRMTR_WT2_RGTCN_EVT69</b> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> PWRMTR_WT2_RGTCN_EVT69 This event measured by this field can be overwritten by AAC8[4].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT3\_EEVT1TO4

PWRMTR_WT3_EEVT1TO4 - PWRMTR_WT3_EEVT1TO4						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0AA50h						
PWRMTR_WT3_EEVT1to4						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT3_EU_TH_EVT4</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_EU_TH_EVT4 This event measured by this field can be overwritten by AACC[3].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
23:16	<b>PWRMTR_WT3_EU_GA_EVT3</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_EU_GA_EVT3 This event measured by this field can be overwritten by AACC[2].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
15:8	<b>PWRMTR_WT3_EU_GA_EVT2</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_EU_GA_EVT2 This event measured by this field can be overwritten by AACC[1].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
7:0	<b>PWRMTR_WT3_EU_GA_EVT1</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_EU_GA_EVT1 This event measured by this field can be overwritten by AACC[0].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT3\_EEVT5TO8

PWRMTR_WT3_EEVT5TO8 - PWRMTR_WT3_EEVT5TO8						
DWord	Bit	Description				
0	31:24	<b>PWRMTR_WT3_E0_HP_EVT8</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_E0_HP_EVT8 This event measured by this field can be overwritten by AACC[7].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
23:16	<b>PWRMTR_WT3_E0_HP_EVT7</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_E0_HP_EVT7 This event measured by this field can be overwritten by AACC[6].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
15:8	<b>PWRMTR_WT3_E0_HP_EVT6</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_E0_HP_EVT6 This event measured by this field can be overwritten by AACC[5].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					
7:0	<b>PWRMTR_WT3_EU_IO_EVT5</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_EU_IO_EVT5 This event measured by this field can be overwritten by AACC[4].	Default Value:	00h	Access:	R/W Lock	
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT3\_EEVT9TO12

<b>PWRMTR_WT3_EEVT9TO12 - PWRMTR_WT3_EEVT9TO12</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0AA58h			
PWRMTR_WT3_EEVT9to12			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_E0_SP_EVT12</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT3_E0_SP_EVT12 This event measured by this field can be overwritten by AACC[11].	
	15:8	<b>PWRMTR_WT3_E0_SP_EVT11</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT3_E0_SP_EVT11 This event measured by this field can be overwritten by AACC[10].	
	15:8	<b>PWRMTR_WT3_E0_SP_EVT10</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT3_E0_SP_EVT10 This event measured by this field can be overwritten by AACC[9].	
	15:8	<b>PWRMTR_WT3_E0_HP_EVT9</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT3_E0_HP_EVT9 This event measured by this field can be overwritten by AACC[8].	

## PWRMTR\_WT3\_EEVT13TO16

PWRMTR_WT3_EEVT13TO16 - PWRMTR_WT3_EEVT13TO16						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT3_E0_DP_EVT16</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_E0_DP_EVT16 This event measured by this field can be overwritten by AACC[15].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT3_E0_DP_EVT15</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_E0_DP_EVT15 This event measured by this field can be overwritten by AACC[14].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT3_E0_DP_EVT14</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_E0_DP_EVT14 This event measured by this field can be overwritten by AACC[13].</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT3_E0_SP_EVT13</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_E0_SP_EVT13 This event measured by this field can be overwritten by AACC[12].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT3\_EEVT17TO20

PWRMTR_WT3_EEVT17TO20 - PWRMTR_WT3_EEVT17TO20						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT3_E0INT_EVT20</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_E0INT_EVT20 This event measured by this field can be overwritten by AACC[19].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>PWRMTR_WT3_E0INT_EVT19</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_E0INT_EVT19 This event measured by this field can be overwritten by AACC[18].</p> <p><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	15:8	<p><b>PWRMTR_WT3_E0INT_EVT18</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_E0INT_EVT18 This event measured by this field can be overwritten by AACC[17].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<p><b>PWRMTR_WT3_E0_DP_EVT17</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_E0_DP_EVT17 This event measured by this field can be overwritten by AACC[16].</p> <p><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT3\_EEVT21TO24

PWRMTR_WT3_EEVT21TO24 - PWRMTR_WT3_EEVT21TO24			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_E0_QP_EVT24</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E0_QP_EVT24 This event measured by this field can be overwritten by AACC[23].	
		<b>Programming Notes</b>	
		Must be 0 at all times.	
	23:16	<b>PWRMTR_WT3_E0_QP_EVT23</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E0_QP_EVT23 This event measured by this field can be overwritten by AACC[22].	
		<b>Programming Notes</b>	
		Must be 0 at all times.	
	15:8	<b>PWRMTR_WT3_E0_QP_EVT22</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E0_QP_EVT22 This event measured by this field can be overwritten by AACC[21].	
	7:0	<b>PWRMTR_WT3_E0INT_EVT21</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E0INT_EVT21 This event measured by this field can be overwritten by AACC[20].	

## PWRMTR\_WT3\_EEVT25TO28

<b>PWRMTR_WT3_EEVT25TO28 - PWRMTR_WT3_EEVT25TO28</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0AA68h			
PWRMTR_WT3_EEVT25to28			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_EFPU0_EVT28</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EFPU0_EVT28 This event measured by this field can be overwritten by AACC[27].	
	23:16	<b>PWRMTR_WT3_EFPU0_EVT27</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EFPU0_EVT27 This event measured by this field can be overwritten by AACC[26].	
	15:8	<b>PWRMTR_WT3_EFPU0_EVT26</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EFPU0_EVT26 This event measured by this field can be overwritten by AACC[25].	
	7:0	<b>PWRMTR_WT3_E0_QP_EVT25</b>	
		Default Value:	00h
		Access:	R/W Lock
PWRMTR_WT3_E0_QP_EVT25 This event measured by this field can be overwritten by AACC[24].			
<b>Programming Notes</b>			
Must be 0 at all times.			

## PWRMTR\_WT3\_EEVT29TO32

PWRMTR_WT3_EEVT29TO32 - PWRMTR_WT3_EEVT29TO32			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0AA6Ch			
PWRMTR_WT3_EEVT29to32			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_E1_HP_EVT32</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_HP_EVT32 This event measured by this field can be overwritten by AACC[31].	
0	23:16	<b>PWRMTR_WT3_E1_HP_EVT31</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_HP_EVT31 This event measured by this field can be overwritten by AACC[30].	
0	15:8	<b>PWRMTR_WT3_E1_HP_EVT30</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_HP_EVT30 This event measured by this field can be overwritten by AACC[29].	
0	7:0	<b>PWRMTR_WT3_EFPU0_EVT29</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EFPU0_EVT29 This event measured by this field can be overwritten by AACC[28].	

## PWRMTR\_WT3\_EEVT33TO36

<b>PWRMTR_WT3_EEVT33TO36 - PWRMTR_WT3_EEVT33TO36</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0AA70h			
PWRMTR_WT3_EEVT33to36			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_E1_SP_EVT36</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_SP_EVT36 This event measured by this field can be overwritten by AAD0[3].	
	23:16	<b>PWRMTR_WT3_E1_SP_EVT35</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_SP_EVT35 This event measured by this field can be overwritten by AAD0[2].	
	15:8	<b>PWRMTR_WT3_E1_SP_EVT34</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_SP_EVT34 This event measured by this field can be overwritten by AAD0[1].	
	7:0	<b>PWRMTR_WT3_E1_HP_EVT33</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_HP_EVT33 This event measured by this field can be overwritten by AAD0[0].	

## PWRMTR\_WT3\_EEVT37TO40

PWRMTR_WT3_EEVT37TO40 - PWRMTR_WT3_EEVT37TO40			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_E1_DP_EVT40</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_DP_EVT40 This event measured by this field can be overwritten by AAD0[7].	
	23:16	<b>PWRMTR_WT3_E1_DP_EVT39</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_DP_EVT39 This event measured by this field can be overwritten by AAD0[6].	
	15:8	<b>PWRMTR_WT3_E1_DP_EVT38</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_DP_EVT38 This event measured by this field can be overwritten by AAD0[5].	
	7:0	<b>PWRMTR_WT3_E1_SP_EVT37</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_SP_EVT37 This event measured by this field can be overwritten by AAD0[4].	

## PWRMTR\_WT3\_EEVT41TO44

<b>PWRMTR_WT3_EEVT41TO44 - PWRMTR_WT3_EEVT41TO44</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0AA78h				
PWRMTR_WT3_EEVT41to44				
DWord	Bit	Description		
0	31:24	<b>PWRMTR_WT3_E1INT_EVT44</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT3_E1INT_EVT44 This event measured by this field can be overwritten by AAD0[11].</p>	Default Value:	00h
Default Value:	00h			
Access:	R/W Lock			
23:16	<b>PWRMTR_WT3_E1INT_EVT43</b>			
	<table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT3_E1INT_EVT43 This event measured by this field can be overwritten by AAD0[10].</p>	Default Value:	00h	Access:
Default Value:	00h			
Access:	R/W Lock			
<p style="text-align: center;"><b>Programming Notes</b></p> <p>Must be 0 at all times.</p>				
	15:8	<b>PWRMTR_WT3_E1INT_EVT42</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT3_E1INT_EVT42 This event measured by this field can be overwritten by AAD0[9].</p>	Default Value:	00h
Default Value:	00h			
Access:	R/W Lock			
7:0	<b>PWRMTR_WT3_E1_DP_EVT41</b>			
	<table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>PWRMTR_WT3_E1_DP_EVT41 This event measured by this field can be overwritten by AAD0[8].</p>	Default Value:	00h	Access:
Default Value:	00h			
Access:	R/W Lock			

## PWRMTR\_WT3\_EEVT45TO48

PWRMTR_WT3_EEVT45TO48 - PWRMTR_WT3_EEVT45TO48			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_E1_QP_EVT48</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_QP_EVT48 This event measured by this field can be overwritten by AAD0[15].	
	23:16	<b>PWRMTR_WT3_E1_QP_EVT47</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_QP_EVT47 This event measured by this field can be overwritten by AAD0[14].	
		<b>Programming Notes</b>	
		Must be 0 at all times.	
	15:8	<b>PWRMTR_WT3_E1_QP_EVT46</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_QP_EVT46 This event measured by this field can be overwritten by AAD0[13].	
	7:0	<b>PWRMTR_WT3_E1INT_EVT45</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1INT_EVT45 This event measured by this field can be overwritten by AAD0[12].	

## PWRMTR\_WT3\_EEVT49TO52

<b>PWRMTR_WT3_EEVT49TO52 - PWRMTR_WT3_EEVT49TO52</b>			
Register Space: MMIO: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0AA80h			
PWRMTR_WT3_EEVT49to52			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_EFPU1_EVT52</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EFPU1_EVT52 This event measured by this field can be overwritten by AAD0[19].	
0	23:16	<b>PWRMTR_WT3_EFPU1_EVT51</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EFPU1_EVT51 This event measured by this field can be overwritten by AAD0[18].	
0	15:8	<b>PWRMTR_WT3_EFPU1_EVT50</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EFPU1_EVT50 This event measured by this field can be overwritten by AAD0[17].	
0	7:0	<b>PWRMTR_WT3_E1_QP_EVT49</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_E1_QP_EVT49 This event measured by this field can be overwritten by AAD0[16].	

## PWRMTR\_WT3\_EEVT53TO56

PWRMTR_WT3_EEVT53TO56 - PWRMTR_WT3_EEVT53TO56			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_EEMEM_EVT56</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EEMEM_EVT56 This event measured by this field can be overwritten by AAD0[23].	
	23:16	<b>PWRMTR_WT3_EEMEM_EVT55</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EEMEM_EVT55 This event measured by this field can be overwritten by AAD0[22].	
	15:8	<b>PWRMTR_WT3_EEMEM_EVT54</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EEMEM_EVT54 This event measured by this field can be overwritten by AAD0[21].	
	7:0	<b>PWRMTR_WT3_EFPU1_EVT53</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_EFPU1_EVT53 This event measured by this field can be overwritten by AAD0[20].	

## PWRMTR\_WT3\_EEVT57TO58

PWRMTR_WT3_EEVT57TO58 - PWRMTR_WT3_EEVT57TO58						
DWord	Bit	Description				
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Reserved	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15:8	<b>PWRMTR_WT3_EBUSS_EVT58</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_EBUSS_EVT58 This event measured by this field can be overwritten by AAD0[25].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<b>PWRMTR_WT3_EEMEM_EVT57</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_EEMEM_EVT57 This event measured by this field can be overwritten by AAD0[24].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTR\_WT3\_REV5TO8

PWRMTR_WT3_REV5TO8 - PWRMTR_WT3_REV5TO8								
Register Space: MMIO: 0/2/0								
Project: CHV, BSW								
Source: PRM								
Default Value: 0x00000000								
Size (in bits): 32								
Address: 0AA04h								
PWRMTR_WT3_REV5to8								
DWord	Bit	Description						
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00h	Access:	RO	Reserved	
Default Value:	00h							
Access:	RO							
Reserved								
23:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00h	Access:	RO	Reserved		
Default Value:	00h							
Access:	RO							
Reserved								
15:8	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00h	Access:	RO	Reserved		
Default Value:	00h							
Access:	RO							
Reserved								
7:0	<b>PWRMTR_WT3_RFFOI_EVT5</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> <tr> <td colspan="2">PWRMTR_WT3_RFFOI_EVT5 This event measured by this field can be overwritten by AAC0[4].</td></tr> </table>	Default Value:	00h	Access:	R/W Lock	PWRMTR_WT3_RFFOI_EVT5 This event measured by this field can be overwritten by AAC0[4].		
Default Value:	00h							
Access:	R/W Lock							
PWRMTR_WT3_RFFOI_EVT5 This event measured by this field can be overwritten by AAC0[4].								

## PWRMTR\_WT3\_REV33TO36

PWRMTR_WT3_REV33TO36 - PWRMTR_WT3_REV33TO36						
DWord	Bit	Description				
0	31:24	<p><b>PWRMTR_WT3_RL3MI_EVT36</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PWRMTR_WT3_RL3MI_EVT36 This event measured by this field can be overwritten by AAC4[3].</p>	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	23:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	15:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					
	7:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:	RO
Default Value:	00h					
Access:	RO					

## PWRMTR\_WT3\_REV37TO40

PWRMTR_WT3_REV37TO40 - PWRMTR_WT3_REV37TO40			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000000		
Size (in bits):	32		
Address:	0AA24h		
PWRMTR_WT3_REV37to40			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_RTAOI_EVT40</b>	
		Default Value:	00h
	23:16	Access:	R/W Lock
		PWRMTR_WT3_RTAOI_EVT40 This event measured by this field can be overwritten by AAC4[7].	
	15:8	<b>Reserved</b>	
		Default Value:	00h
		Access:	RO
	Reserved		
	7:0	<b>PWRMTR_WT3_RL3MI_EVT37</b>	
		Default Value:	00h
		Access:	R/W Lock
	PWRMTR_WT3_RL3MI_EVT37 This event measured by this field can be overwritten by AAC4[4].		

## PWRMTR\_WT3\_REV41TO44

<b>PWRMTR_WT3_REV41TO44 - PWRMTR_WT3_REV41TO44</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0AA28h						
PWRMTR_WT3_REV41to44						
DWord	Bit	Description				
0	31:24	<b>Reserved</b>				
		Default Value:	00h			
	23:16	Access:	RO			
		Reserved				
	15:8	<b>Reserved</b>				
		Default Value:	00h			
	7:0	Access:	RO			
		Reserved				
<b>PWRMTR_WT3_RTAOI_EVT41</b>						
Default Value: 00h						
Access: R/W Lock						
PWRMTR_WT3_RTAOI_EVT41 This event measured by this field can be overwritten by AAC4[8].						

## PWRMTR\_WT3\_REV49TO52

PWRMTR_WT3_REV49TO52 - PWRMTR_WT3_REV49TO52			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0AA30h			
PWRMTR_WT3_REV49to52			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_RTAOH_EVT52</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_RTAOH_EVT52 This event measured by this field can be overwritten by AAC4[19].	
0	23:16	<b>PWRMTR_WT3_RTAOH_EVT51</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_RTAOH_EVT51 This event measured by this field can be overwritten by AAC4[18].	
0	15:8	<b>Reserved</b>	
		Default Value:	00h
		Access:	RO
		Reserved	
0	7:0	<b>PWRMTR_WT3_RTAOI_EVT49</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_RTAOI_EVT49 This event measured by this field can be overwritten by AAC4[16].	

## PWRMTR\_WT3\_REV53TO56

<b>PWRMTR_WT3_REV53TO56 - PWRMTR_WT3_REV53TO56</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0AA34h			
PWRMTR_WT3_REV53to56			
DWord	Bit	Description	
0	31:24	<b>PWRMTR_WT3_RTSOI_EVT56</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_RTS OI_EVT56 This event measured by this field can be overwritten by AAC4[23].	
0	23:16	<b>PWRMTR_WT3_RTACN_EVT55</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_RTACN_EVT55 This event measured by this field can be overwritten by AAC4[22].	
0	15:8	<b>PWRMTR_WT3_RTACN_EVT54</b>	
		Default Value:	00h
		Access:	R/W Lock
		PWRMTR_WT3_RTACN_EVT54 This event measured by this field can be overwritten by AAC4[21].	
0	7:0	<b>Reserved</b>	
		Default Value:	00h
		Access:	RO
		Reserved	

## PWRMTR\_WT3\_REV65TO68

PWRMTR_WT3_REV65TO68 - PWRMTR_WT3_REV65TO68			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0AA40h			
PWRMTR_WT3_REV65to68			
DWord	Bit	Description	
0	31:24	<b>Reserved</b>	
		Default Value:	00h
	23:16	Access:	RO
		Reserved	
	15:8	<b>PWRMTR_WT3_RGTCN_EVT66</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT3_RGTCN_EVT66 This event measured by this field can be overwritten by AAC8[1].	
	7:0	<b>PWRMTR_WT3_RGTOI_EVT65</b>	
		Default Value:	00h
	7:0	Access:	R/W Lock
		PWRMTR_WT3_RGTOI_EVT65 This event measured by this field can be overwritten by AAC8[0].	

## PWRMTR\_WT3\_REV69TO70

PWRMTR_WT3_REV69TO70 - PWRMTR_WT3_REV69TO70						
DWord	Bit	Description				
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Reserved	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
	15:8	<b>PWRMTR_WT3_RGTCN_EVT70</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_RGTCN_EVT70 This event measured by this field can be overwritten by AAC8[5].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					
	7:0	<b>PWRMTR_WT3_RGTCN_EVT69</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> PWRMTR_WT3_RGTCN_EVT69 This event measured by this field can be overwritten by AAC8[4].	Default Value:	00h	Access:	R/W Lock
Default Value:	00h					
Access:	R/W Lock					

## PWRMTREVTORE0

PWRMTREVTORE0 - PWRMTREVTORE0						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0AACCh						
GT_CR_POWER_METER_EVENT_OVERRIDE_EU1_32						
DWord	Bit	Description				
0	31:0	<p><b>PMEVORE0</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Power Meter Event Override for Render Events. Allows user to override signal coming in from Gfx engine and count event every cycle on a per event basis.</p> <p>For each event:</p> <p>0: Power Meter works normally with event input taken from Gfx engine.</p> <p>1: Force event input to weighting logic high every cuckl, overriding event data coming in from Gfx engine.</p> <p>This register is the override for events 1 through 32, where bit 0 corresponds to event 1, and bit 31 corresponds to event 32. "</p>	Default Value:	00000000h	Access:	R/W Lock
Default Value:	00000000h					
Access:	R/W Lock					

## PWRMTREVTORE1

PWRMTREVTORE1 - PWRMTREVTORE1			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 0AAD0h			
GT_CR_POWER_METER_EVENT_OVERRIDE_EU33_58			
DWord	Bit	Description	
0	31:26	<b>Reserved</b>	
		Default Value:	00000000h
0	25:0	Access:	RO
		Reserved	
0	25:0	<b>PMEVORE1</b>	
		Default Value:	00000000h
0	25:0	Access:	R/W Lock
		Power Meter Event Override for Render Events. Allows user to override signal coming in from Gfx engine and count event every cycle on a per event basis. For each event: 0: Power Meter works normally with event input taken from Gfx engine. 1: Force event input to weighting logic high every clock, overriding event data coming in from Gfx engine. This register is the override for events 33 through 64, where bit 0 corresponds to event 33, and bit 25 corresponds to event 58.	

## PWRMTREVTORM0

<b>PWRMTREVTORM0 - PWRMTREVTORM0</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0AAD4h					
GT_CR_POWER_METER_EVENT_OVERRIDE_MEDIA1_32						
DWord	Bit	Description				
0	31:0	<p><b>PMEVORM0</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Power Meter Event Override for Media Events. Allows user to override signal coming in from Gfx engine and count event every cycle on a per event basis.</p> <p>For each event:</p> <p>0: Power Meter works normally with event input taken from Gfx engine.</p> <p>1: Force event input to weighting logic high every cuclk, overriding event data coming in from Gfx engine.</p> <p>This register is the override for events 1 through 32, where bit 0 corresponds to event 1, and bit 31 corresponds to event 32. "</p>	Default Value:	00000000h	Access:	R/W Lock
Default Value:	00000000h					
Access:	R/W Lock					

## PWRMTREVTORM1

PWRMTREVTORM1 - PWRMTREVTORM1				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 0AAD8h				
GT_CR_POWER_METER_EVENT_OVERRIDE_MEDIA33_36				
DWord	Bit	Description		
0	31:4	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved</p>	Default Value:	00000000h
Default Value:	00000000h			
Access:	RO			
	3:0	<b>PMEVORM1</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Power Meter Event Override for Media Events. Allows user to override signal coming in from Gfx engine and count event every cycle on a per event basis.</p> <p>For each event:</p> <p>0: Power Meter works normally with event input taken from Gfx engine.</p> <p>1: Force event input to weighting logic high every clock, overriding event data coming in from Gfx engine.</p> <p>This register is the override for events 33 through 36, where bit 0 corresponds to event 33, and bit 3 corresponds to event 36. "</p>	Default Value:	0h
Default Value:	0h			
Access:	R/W Lock			

## PWRMTREVTORR0

PWRMTREVTORR0 - PWRMTREVTORR0						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0AAC0h						
GT_CR_POWER_METER_EVENT_OVERRIDE_RENDER1_32						
DWord	Bit	Description				
0	31:0	<p><b>PMEVORR0</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Power Meter Event Override for Render Events. Allows user to override signal coming in from Gfx engine and count event every cycle on a per event basis.</p> <p>For each event:</p> <p>0: Power Meter works normally with event input taken from Gfx engine.  1: Force event input to weighting logic high every cuckl, overriding event data coming in from Gfx engine.</p> <p>This register is the override for events 1 through 32, where bit 0 corresponds to event 1, and bit 31 corresponds to event 32.</p>	Default Value:	00000000h	Access:	R/W Lock
Default Value:	00000000h					
Access:	R/W Lock					

## PWRMTREVTORR1

PWRMTREVTORR1 - PWRMTREVTORR1						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 0AAC4h						
GT_CR_POWER_METER_EVENT_OVERRIDE_RENDER33_64						
DWord	Bit	Description				
0	31:0	<b>PMEVORR1</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Power Meter Event Override for Render Events. Allows user to override signal coming in from Gfx engine and count event every cycle on a per event basis.</p> <p>For each event:</p> <p>0: Power Meter works normally with event input taken from Gfx engine.</p> <p>1: Force event input to weighting logic high every cclk, overriding event data coming in from Gfx engine.</p> <p>This register is the override for events 33 through 64, where bit 0 corresponds to event 33, and bit 31 corresponds to event 64.</p>	Default Value:	00000000h	Access:	R/W Lock
Default Value:	00000000h					
Access:	R/W Lock					

## PWRMTREVTORR2

PWRMTREVTORR2 - PWRMTREVTORR2								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32								
Address: 0AAC8h								
GT_CR_POWER_METER_EVENT_OVERRIDE_RENDER65_70								
DWord	Bit	Description						
0	31:6	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Reserved</td><td></td></tr> </table>	Default Value:	00000000h	Access:	RO	Reserved	
Default Value:	00000000h							
Access:	RO							
Reserved								
	5:0	<b>PMEVORR2</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W Lock</td></tr> </table> <p>Power Meter Event Override for Render Events. Allows user to override signal coming in from Gfx engine and count event every cycle on a per event basis.    For each event:    0: Power Meter works normally with event input taken from Gfx engine.    1: Force event input to weighting logic high every clock, overriding event data coming in from Gfx engine.    This register is the override for events 65 through 70, where bit 0 corresponds to event 65, and bit 5 corresponds to event 70. "</p>	Default Value:	00h	Access:	R/W Lock		
Default Value:	00h							
Access:	R/W Lock							

## RAM Clock Gating Control 1

RCGCTL1 - RAM Clock Gating Control 1				
DWord	Bit	Description		
0	31	<p><b>USBunit RAM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>USBunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	30	<p><b>VLFunit RAM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VLFunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	29	<p><b>VISunit RAM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VISunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	28	<p><b>STCunit RAM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>STCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			

## RCGCTL1 - RAM Clock Gating Control 1

	<b>TDSunit RAM Clock Gating Disable</b>		
27	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TDSunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
26	<b>VMCunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
25	<b>QRCunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>QRCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
24	<b>SCunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
23	<b>SVLunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SVLunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<b>VFunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VFunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## RCGCTL1 - RAM Clock Gating Control 1

	<b>URBunit RAM Clock Gating Disable</b>		
21	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>URBunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<b>GAMWunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAMWunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<b>SVGunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>SVGunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<b>RCZunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>RCZunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<b>RCPBEunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>RCPBEunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<b>RCCunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>RCCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## RCGCTL1 - RAM Clock Gating Control 1

	<b>PSDunit RAM Clock Gating Disable</b>		
15	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>PSDunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<b>MTunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MTunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<b>SBEunit RAM Clock gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SBEunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<b>IZunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>IZunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W
Access:	R/W		
10	<b>ICunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>ICunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<b>HIZunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>HIZunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## RCGCTL1 - RAM Clock Gating Control 1

	<b>8 GAMunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
	<p>GAMunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>7 BCunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>BCunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>6 HDCunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>GAFSunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>5 DMunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>DMunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>4 WMFEunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>WMFEunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>3 CSunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>CSunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				

## RCGCTL1 - RAM Clock Gating Control 1

	2	<b>BLBunit RAM Clock Gating Disable</b>	
		Access:	R/W
BLBunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	1	<b>MPCunit RAM Clock Gating Disable</b>	
		Access:	R/W
MPCunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	0	<b>BFunit RAM Clock Gating Disable</b>	
		Access:	R/W
BFunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## RAM Clock Gating Control 1

RCGCTL1 - RAM Clock Gating Control 1				
DWord	Bit	Description		
0	31	<p><b>USBunit RAM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>USBunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	30	<p><b>VLFunit RAM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VLFunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	29	<p><b>VISunit RAM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VISunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	28	<p><b>STCunit RAM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>STCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			

## RCGCTL1 - RAM Clock Gating Control 1

	<b>TDSunit RAM Clock Gating Disable</b>		
27	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TDSunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
26	<b>VMCunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
25	<b>QRCunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>QRCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
24	<b>SCunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
23	<b>SVLunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SVLunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<b>VFunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VFunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## RCGCTL1 - RAM Clock Gating Control 1

	<b>URBunit RAM Clock Gating Disable</b>		
21	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>URBunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<b>GAMWunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>GAMWunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<b>SVGunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>SVGunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<b>RCZunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>RCZunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<b>RCPBEunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>RCPBEunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<b>RCCunit RAM Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>RCCunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## RCGCTL1 - RAM Clock Gating Control 1

	<b>PSDunit RAM Clock Gating Disable</b>		
15	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PSDunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<b>MTunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MTunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<b>SBEunit RAM Clock gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SBEunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<b>IZunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>IZunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		
10	<b>ICunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ICunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<b>HIZunit RAM Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HIZunit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## RCGCTL1 - RAM Clock Gating Control 1

	<b>8 GAMunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
	<p>GAMunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>7 BCunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>BCunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>6 HDCunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>GAFSunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>5 DMunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>DMunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>4 WMFEunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>WMFEunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
<hr/>					
	<b>3 CSunit RAM Clock Gating Disable</b>				
	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W		
Access:	R/W				
	<p>CSunit RAM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				

## RCGCTL1 - RAM Clock Gating Control 1

	2	<b>BLBunit RAM Clock Gating Disable</b>	
		Access:	R/W
BLBunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	1	<b>MPCunit RAM Clock Gating Disable</b>	
MPCunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	0	<b>BFunit RAM Clock Gating Disable</b>	
BFunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## RAM Clock Gating Control 2

RCGCTL2 - RAM Clock Gating Control 2			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x7FC00000 Size (in bits): 32			
Address: 09414h			
RAM Clock Gating Control Registers.			
DWord	Bit	Description	
0	31	<b>SPARE 2 clock gate disable</b>	
		Access:	R/W
		SPARE 2 unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	30:28	<b>VMCRunit clock gate disable</b>	
		Default Value:	111b
		Access:	R/W
		VMCR unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	27:25	<b>SMCRunit clock gate disable</b>	
		Default Value:	111b
		Access:	R/W
		SMCR unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	24:22	<b>MCRunit clock gate disable</b>	
		Default Value:	111b
		Access:	R/W
		MCR unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## RCGCTL2 - RAM Clock Gating Control 2

	21	<b>Reserved</b>	
	20	<b>WVISunit clock gate disable</b>	
		Access:	R/W
		WVIS unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	19	<b>WAVM unit RAM clock gate disable</b>	
		Access:	R/W
		WAVM unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	18	<b>WHME unit RAM clock gate disable bit</b>	
		Access:	R/W
		WHME unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	17	<b>WIME unit RAM clock gate disable</b>	
		Access:	R/W
		WIME unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	16	<b>WMPC unit RAM clock gating disable</b>	
		Access:	R/W
		WMPC unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	15	<b>SDEunit RAM clock gate disable</b>	
		Access:	R/W
		SDE unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## RCGCTL2 - RAM Clock Gating Control 2

	<b>VSHM unit clock gate disable</b>	Access:	R/W
VSHM unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>DAPRTS unit RAM clock gate disable</b>	Access:	R/W
DAPRTS unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.			
	<b>GS unit RAM clock gate disable</b>	Access:	R/W
GS unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
11	<b>Reserved</b>		
10	<b>GAMTunit RAM clock gate disable bit</b>	Access:	R/W
GAMT unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
9	<b>VCW unit RAM clock gate disable</b>	Access:	R/W
VCW unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
8	<b>VEO unit RAM clock gate disable</b>	Access:	R/W
VEO unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## RCGCTL2 - RAM Clock Gating Control 2

	7	<b>IMEunit RAM clock gate disable</b>	Access:	R/W
IMEunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
CREunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	5	<b>RSunit RAM clock gate disable</b>	Access:	R/W
RSunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	4	<b>MSCunit RAM Clock Gating Disable</b>	Access:	R/W
MSCunit RAM Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	3	<b>VMXunit RAM Clock Gating Disable</b>	Access:	R/W
VMXunit RAM Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	2	<b>GAunit RAM Clock Gating Disable for all EUs</b>	Access:	R/W
GAunit RAM Clock Gating Disable Control For all EUs in each Row: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## RCGCTL2 - RAM Clock Gating Control 2

	1	<b>VSunit RAM Clock Gating Disable</b>	
		Access:	R/W
		VSunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>HSunit RAM Clock Gating Disable</b>	
		Access:	R/W
		HSunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## RAM Clock Gating Control 2

RCGCTL2 - RAM Clock Gating Control 2				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0xFFC00000				
Size (in bits): 32				
Address: 09414h				
RAM Clock Gating Control Registers.				
DWord	Bit	Description		
0	31	<b>1x2X Assign fub XOR clock gate disable</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>XOR based unit level clock gating disable in 1x2x_asgn fub:            '0' : XOR Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : XOR Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b
Default Value:	1b			
Access:	R/W			
30:28	<b>VMCRunit clock gate disable</b>			
	<table border="1"> <tr> <td>Default Value:</td><td>111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VMCR unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	111b	Access:
Default Value:	111b			
Access:	R/W			
	27:25	<b>SMCRunit clock gate disable</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SMCR unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	111b
Default Value:	111b			
Access:	R/W			
24:22	<b>MCRunit clock gate disable</b>			
	<table border="1"> <tr> <td>Default Value:</td><td>111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MCR unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	111b	Access:
Default Value:	111b			
Access:	R/W			

## RCGCTL2 - RAM Clock Gating Control 2

	<b>MUCunit RAM clock gate disable</b>	Access:	R/W
MUC unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>WVISunit clock gate disable</b>	Access:	R/W
WVIS unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>WAVM unit RAM clock gate disable</b>	Access:	R/W
WAVM unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>WHME unit RAM clock gate disable bit</b>	Access:	R/W
WHME unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>WIME unit RAM clock gate disable</b>	Access:	R/W
WIME unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>WMPC unit RAM clock gating disable</b>	Access:	R/W
WMPC unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## RCGCTL2 - RAM Clock Gating Control 2

	<b>SDEunit RAM clock gate disable</b>	Access:	R/W
SDE unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>VSHM unit clock gate disable</b>	Access:	R/W
VSHM unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>DAPRTS unit RAM clock gate disable</b>	Access:	R/W
DAPRTS unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.			
	<b>GS unit RAM clock gate disable</b>	Access:	R/W
GS unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>Reserved</b>	Access:	R/W
	<b>GAMTunit RAM clock gate disable bit</b>	Access:	R/W
GAMT unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>VCW unit RAM clock gate disable</b>	Access:	R/W
VCW unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## RCGCTL2 - RAM Clock Gating Control 2

	<b>VEO unit RAM clock gate disable</b>	Access:	R/W
VEO unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>IMEunit RAM clock gate disable</b>	Access:	R/W
IMEunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>CREunit RAM clock gate disable</b>	Access:	R/W
CREunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>RSunit RAM clock gate disable</b>	Access:	R/W
RSunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>MSCunit RAM Clock Gating Disable</b>	Access:	R/W
MSCunit RAM Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>VMXunit RAM Clock Gating Disable</b>	Access:	R/W
VMXunit RAM Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## RCGCTL2 - RAM Clock Gating Control 2

	2	<b>GAunit RAM Clock Gating Disable for all EUs</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAunit RAM Clock Gating Disable Control For all EUs in each Row:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	1	<b>VSunit RAM Clock Gating Disable</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VSunit RAM Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	0	<b>HSunit RAM Clock Gating Disable</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>HSunit RAM Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			

## RAM Clock Gating Control 3

RCGCTL3 - RAM Clock Gating Control 3												
DWord	Bit	Description										
0	31:13	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reserved</td> <td></td> </tr> </table>	Access:	RO	Reserved							
Access:	RO											
Reserved												
	12	<b>cp_ramcgdis_huc</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>HUC unit Clock Gating Disable (cp_ramcgdis_huc)</td> <td></td> </tr> <tr> <td>HUC unit Clock Gating Disable Control</td> <td></td> </tr> <tr> <td>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</td> <td></td> </tr> <tr> <td>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td> <td></td> </tr> </table>	Access:	R/W	HUC unit Clock Gating Disable (cp_ramcgdis_huc)		HUC unit Clock Gating Disable Control		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
Access:	R/W											
HUC unit Clock Gating Disable (cp_ramcgdis_huc)												
HUC unit Clock Gating Disable Control												
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)												
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)												
	11	<b>cp_ramcgdis_hwm</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>HWM unit Clock Gating Disable (cp_ramcgdis_hwm)</td> <td></td> </tr> <tr> <td>HWM unit Clock Gating Disable Control</td> <td></td> </tr> <tr> <td>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</td> <td></td> </tr> <tr> <td>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td> <td></td> </tr> </table>	Access:	R/W	HWM unit Clock Gating Disable (cp_ramcgdis_hwm)		HWM unit Clock Gating Disable Control		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
Access:	R/W											
HWM unit Clock Gating Disable (cp_ramcgdis_hwm)												
HWM unit Clock Gating Disable Control												
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)												
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)												
	10	<b>cp_ramcgdis_hed</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>HED unit Clock Gating Disable (cp_ramcgdis_hed)</td> <td></td> </tr> <tr> <td>HED unit Clock Gating Disable Control</td> <td></td> </tr> <tr> <td>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</td> <td></td> </tr> <tr> <td>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td> <td></td> </tr> </table>	Access:	R/W	HED unit Clock Gating Disable (cp_ramcgdis_hed)		HED unit Clock Gating Disable Control		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
Access:	R/W											
HED unit Clock Gating Disable (cp_ramcgdis_hed)												
HED unit Clock Gating Disable Control												
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)												
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)												
	9	<b>cp_ramcgdis_hpp</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>HPP unit Clock Gating Disable (cp_ramcgdis_hpp)</td> <td></td> </tr> <tr> <td>HPP unit Clock Gating Disable Control</td> <td></td> </tr> <tr> <td>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</td> <td></td> </tr> <tr> <td>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td> <td></td> </tr> </table>	Access:	R/W	HPP unit Clock Gating Disable (cp_ramcgdis_hpp)		HPP unit Clock Gating Disable Control		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
Access:	R/W											
HPP unit Clock Gating Disable (cp_ramcgdis_hpp)												
HPP unit Clock Gating Disable Control												
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)												
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)												

## RCGCTL3 - RAM Clock Gating Control 3

	8	<b>cp_ramcgdis_hpr</b>	Access:	R/W
HPR unit Clock Gating Disable (cp_ramcgdis_hpr) HPR unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	7	<b>cp_ramcgdis_hmc</b>	Access:	R/W
HMC unit Clock Gating Disable (cp_ramcgdis_hmc) HMC unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	6	<b>cp_ramcgdis_hlf</b>	Access:	R/W
HLF unit Clock Gating Disable (cp_ramcgdis_hlf) HLF unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	5	<b>cp_ramcgdis_hmx</b>	Access:	R/W
HMX unit Clock Gating Disable (cp_ramcgdis_hmx) HMX unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	4	<b>cp_ramcgdis_vmm</b>	Access:	R/W
VMM unit Clock Gating Disable (cp_ramcgdis_vmm) VMM unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## RCGCTL3 - RAM Clock Gating Control 3

		<b>cp_ramcgdis_mpd</b>		
	3	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>MPD unit Clock Gating Disable (cp_ramcgdis_mpd)      MPD unit Clock Gating Disable Control      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	2	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>MBD unit Clock Gating Disable (cp_ramcgdis_mbd)      MBD unit Clock Gating Disable Control      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	1	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>MMX unit Clock Gating Disable (cp_ramcgdis_mm)</p> <p>MMX unit Clock Gating Disable Control      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	0	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VMP unit Clock Gating Disable (cp_ramcgdis_vmpc)      VMP unit Clock Gating Disable Control      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			

## RC6 Wake Rate Limit

RCXWRL - RC6 Wake Rate Limit						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0A09Ch-0A09Fh					
DWord	Bit	Description				
0	31:16	<p><b>RC6WRL</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">RC Promotion Time Modulated by wake rate limits when using EI method: Even though the RC6 promotion time is met, if the wake limit is exceeded, no promotion pmcr_rc6_wake_rate_limit[15:0]</td></tr> </table>	Access:	R/W	RC Promotion Time Modulated by wake rate limits when using EI method: Even though the RC6 promotion time is met, if the wake limit is exceeded, no promotion pmcr_rc6_wake_rate_limit[15:0]	
Access:	R/W					
RC Promotion Time Modulated by wake rate limits when using EI method: Even though the RC6 promotion time is met, if the wake limit is exceeded, no promotion pmcr_rc6_wake_rate_limit[15:0]						
	15:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO		
Access:	RO					

## RCC LRA 0

RCC_LRA_0 - RCC LRA 0						
DWord	Bit	Description				
0	31:24	<b>RCC LRA1 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>01111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA1.	Default Value:	01111111b	Access:	R/W
Default Value:	01111111b					
Access:	R/W					
23:16	<b>RCC LRA1 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>01000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA1.	Default Value:	01000000b	Access:	R/W	
Default Value:	01000000b					
Access:	R/W					
15:8	<b>RCC LRA0 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>00111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA0.	Default Value:	00111111b	Access:	R/W	
Default Value:	00111111b					
Access:	R/W					
7:0	<b>RCC LRA0 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA0.	Default Value:	00000000b	Access:	R/W	
Default Value:	00000000b					
Access:	R/W					

## RCC LRA 1

<b>RCC_LRA_1 - RCC LRA 1</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000001		
Size (in bits): 32		
Address: 04A44h		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:2	<b>Reserved</b>
		Default Value: 00000000000000000000000000000000b
	1	<b>MSC LRA</b> Default Value: 0b Access: R/W Which LRA should MSC use.
	0	<b>RCC LRA</b> Default Value: 1b Access: R/W Which LRA should RCC use.

## RCC Virtual page Address Registers

RCCTLB_VA - RCC Virtual page Address Registers						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1						
DWord	Bit	Description				
0	31:12	<b>Address</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[31:12]</td></tr> </table> Page virtual address.	Project:	All	Format:	GraphicsAddress[31:12]
Project:	All					
Format:	GraphicsAddress[31:12]					
11:0	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ	
Project:	CHV, BSW					
Format:	MBZ					

## RC Evaluation Interval

RCI - RC Evaluation Interval				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0A0A8h-0A0ABh			
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
23:0	<b>Render Standby Evaluation Interval</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 = 0 usec      1 = 1.28 usec      2 = 2.56 usec      3 = 3.84 usec      FF FFFF = 21.474 sec      pmcr_rc_ei[23:0]</p>	Access:	R/W	
Access:	R/W			

## RC Idle Hysteresis

RCIHYST - RC Idle Hysteresis		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 0A0ACh-0A0AFh		
DWord	Bit	Description
0	31:24	<b>Reserved</b> Access: RO
	23:0	<b>RC Idle Hysteresis Detection</b> Access: R/W Idle intervals must be longer than this value to be considered idle. 0 = 0 usec means disabled 1 = 1.28 usec 2 = 2.56 usec 3 = 3.84 usec FF FFFF = 21.474 sec This must not be set to more than 5ms to prevent the PCU from timing out on an S state entry

## RCS\_PREEMPTION\_HINT

### RCS\_PREEMPTION\_HINT - RCS\_PREEMPTION\_HINT

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: RenderCS

Default Value: 0x00000000

Access: R/W

Size (in bits): 32

Address: 024BCh

#### Description

This register contains the Head pointer offset in to the Ring Buffer or the Dword aligned Graphics address in to the Batch Buffer corresponding to either MI\_ARB\_CHECK called Preemption Hint Address. When Preemption Hint Address is enabled, RCS will honor UHPTA only on parsing MI\_ARB\_CHK at Preemption Hint Address.

This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation

- MI\_ARB\_CHECK
- MI\_WAIT\_FOR\_EVENT
- MI\_SEMAPHORE\_WAIT
- 3D\_PRIMITIVE
- GPGPU\_WALKER
- MEDIA\_STATE\_FLUSH
- PIPE\_CONTROL (Only in GPGPU mode of pipeline selection)
- MI\_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)
- MI\_SEMAPHORE\_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)

#### Programming Notes

##### Programming Restriction:

**This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTA being sampled by a given MI\_ARB\_CHECK in command stream. Programmer has to ensure that RCS Preemption Hint register gets programmed before UHPTA is programmed and well before RCS crosses the corresponding execution point.**

**Preemption hint for both RingBuffer and Batch Buffer can't be enabled simultaneously.**

User must ensure the Preempted Hint Address programmed matches either Ring Head Offset or Batch Buffer Graphics Virtual Address and not both of them.

User must also ensure the Preempted Hint Address[19:0] programmed matches either Ring Head Offset[19:0] or Batch Buffer Graphics Virtual Address[19:0] and not both of them.

## RCS\_PREEMPTION\_HINT - RCS\_PREEMPTION\_HINT

DWord	Bit	Description														
0	31:2	<b>Preempted Hint Address</b>														
		Project:	CHV, BSW													
		Format:	U30													
		This field contains the Head offset in to the Ring Buffer when Preemption Hint is set to Ring Buffer and Dword aligned Graphics Address in to the batch buffer when Preemption Hint is set to Batch Buffer.														
	1	<b>Batch Buffer Preemption Hint</b>														
		Project:	CHV, BSW													
		Format:	Enabled													
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disabled</td> <td>Preemption hint is disabled in batch buffer.</td> <td>CHV, BSW</td> </tr> <tr> <td>1h</td> <td>Enabled</td> <td>Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.</td> <td>CHV, BSW</td> </tr> </tbody> </table>			Value	Name	Description	Project	0h	Disabled	Preemption hint is disabled in batch buffer.	CHV, BSW	1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.	CHV, BSW
Value	Name	Description	Project													
0h	Disabled	Preemption hint is disabled in batch buffer.	CHV, BSW													
1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.	CHV, BSW													
	0	<b>Ring Preemption Hint</b>														
		Project:	CHV, BSW													
		Format:	Enable													
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Preemption hint is disabled in ring buffer.</td> <td>CHV, BSW</td> </tr> <tr> <td>1h</td> <td>Enabled</td> <td>Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.</td> <td>CHV, BSW</td> </tr> </tbody> </table>			Value	Name	Description	Project	0h	Disable	Preemption hint is disabled in ring buffer.	CHV, BSW	1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.	CHV, BSW
Value	Name	Description	Project													
0h	Disable	Preemption hint is disabled in ring buffer.	CHV, BSW													
1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.	CHV, BSW													

## RCS\_PREEMPTION\_HINT\_UDW

<b>RCS_PREEMPTION_HINT_UDW - RCS_PREEMPTION_HINT_UDW</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	RenderCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	024C8h			
This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to MI_ARB_CHECK command called Preemption Hint Address.				
<b>Programming Notes</b>				
<b>Programming Restriction:</b> <b>This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTTR being sampled by a given MI_ARB_CHK in command stream.</b>				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
15:0	<b>Preempted Hint Address Upper DWORD</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">GraphicsAddress[47:32]</td> </tr> </table> <p>This field contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the batch buffer when Preemption Hint is set to Batch Buffer. This field is not valid when Preemption Hint is set to Ring Buffer.</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## RCS Batch Buffer State Register

RCS_BB_STATE - RCS Batch Buffer State Register											
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 CHV, BSW Access: RO Size (in bits): 32											
Address: 02110h											
This register contains the attributes of the current batch buffer initiated from the Ring Buffer.											
This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer. This register is saved and restored with context.											
DWord	Bit	Description									
0	31:9	<b>Reserved</b>									
	Format:	MBZ									
	8	<b>Reserved</b>									
	Format:	MBZ									
	7	<b>Resource Streamer Enable</b>									
	Project:	CHV, BSW									
	Format:	U1									
	When this bit is set, the Resource Streamer will execute the batch buffer. When this bit is clear the Resource Streamer will not execute the batch buffer.										
	6	<b>Reserved</b>									
5	<b>Address Space Indicator</b>										
	Project:	CHV, BSW									
	Note: This field reflects the effective address space indicator security level and may not be the same as the Address Space Indicator written using MI_BATCH_BUFFER_START.										
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>GGTT [Default]</td><td>This Batch buffer is located in GGTT memory and is privileged</td></tr> <tr> <td>1h</td><td>PPGTT</td><td>This Batch buffer is located in PPGTT memory and is non-privileged.</td></tr> </tbody> </table>			Value	Name	Description	0h	GGTT [Default]	This Batch buffer is located in GGTT memory and is privileged	1h	PPGTT
Value	Name	Description									
0h	GGTT [Default]	This Batch buffer is located in GGTT memory and is privileged									
1h	PPGTT	This Batch buffer is located in PPGTT memory and is non-privileged.									
4	<b>Reserved</b>										
	Project:	CHV, BSW									
3:0	<b>Reserved</b>										
	Format:	MBZ									

## RCS Context Preemption Hint

<b>RCS_CTXID_PREEMPTION_HINT - RCS Context Preemption Hint</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	024CCh	
Address:	124CCh-124CFh	
Name:	Context ID Preemption Hint	
ShortName:	RCS_CTXID_PREEMPTION_HINT_VCSUNIT0	
Address:	1A4CCh-1A4CFh	
Name:	Context ID Preemption Hint	
ShortName:	RCS_CTXID_PREEMPTION_HINT_VECSUNIT	
Address:	1C4CCh-1C4CFh	
Name:	Context ID Preemption Hint	
ShortName:	RCS_CTXID_PREEMPTION_HINT_VCSUNIT1	
Address:	224CCh-224CFh	
Name:	Context ID Preemption Hint	
ShortName:	RCS_CTXID_PREEMPTION_HINT_BCSUNIT	
This register contains the Context ID of a context in execlist mode of operation. In execlist mode of operation RCS_PREEMPTION_HINT and RS_PREEMPTION_HINT registers are looked at by Render Command Streamer and Resource Streamer only on executing a context having Context ID that matches with the contents of this register. This register contents are valid and looked at only in execlist mode of operation		
<b>Programming Restriction:</b>		
This register should NEVER be programmed in functional mode, this must be used only in validation mode to achieve deterministic preemption behavior in execlist mode of operation.		
DWord	Bit	Description
0	31:0	<b>Context ID Preemption Hint</b> Format: U32 If 0 this field has no effect. If nonzero it indicates the only context ID that can be preempted when execlists are enabled. A preemption attempt when the context ID of the currently executing ring context does not match this field will be ignored.

## RC Wake Counter

RCWC - RC Wake Counter						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0A0A4h-0A0A7h					
DWord	Bit	Description				
0	31:16	<b>Wake Counter Render</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Incremented for each wake event , wraps around wake_counter[15:0]</td></tr> </table>	Access:	RO	Incremented for each wake event , wraps around wake_counter[15:0]	
Access:	RO					
Incremented for each wake event , wraps around wake_counter[15:0]						
15:0	<b>Wake Counter Media</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Incremented for each wake event , wraps around wake_counter[15:0]</td></tr> </table>	Access:	RO	Incremented for each wake event , wraps around wake_counter[15:0]		
Access:	RO					
Incremented for each wake event , wraps around wake_counter[15:0]						

## RCZ Virtual Page Address Registers

RCZTLB_VA - RCZ Virtual Page Address Registers				
Register Space:	MMIO: 0/2/0			
DWord	Bit	Description		
0	31:12	<p><b>Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Page virtual address.</p>	Format:	GraphicsAddress[31:12]
Format:	GraphicsAddress[31:12]			
11:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

## Ready Bit Vector 0 for TLBPEND registers

<b>TLBPEND_RDY0 - Ready Bit Vector 0 for TLBPEND registers</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04708h-0470Bh	
This register contains the ready bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description
0	31:0	<b>Ready bits per entry</b>

## Ready Bit Vector 1 for TLBPEND registers

<b>TLBPEND_RDY1 - Ready Bit Vector 1 for TLBPEND registers</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	0470Ch-0470Fh	
This register contains the ready bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description
0	31:0	<b>Ready bits per entry</b>

## Render C State Control 1

RCCTL1 - Render C State Control 1				
DWord	Bit	Description		
0	31:29	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
28	<b>TO - HW RC Promotion (i.e., Depth) Selection</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>0: Timeout method disabled            1: TO method enabled            pmcr_to_enable</p>	Access:	R/W	
Access:	R/W			
27	<b>EI - HW RC Promotion (i.e., Depth) Selection</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>0: EI disabled            1: Evaluation Interval (EI) method enabled            pmcr_ei_enable</p>	Access:	R/W	
Access:	R/W			
26:25	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO	
Access:	RO			
24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W	
Access:	R/W			
23	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W	
Access:	R/W			
22:0	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO	
Access:	RO			

## Render forcewake acknowledge

RENFW_ACK - Render forcewake acknowledge								
DWord	Bit	Description						
0	31:16	<p><b>RESERVED</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reserved.</td> <td></td> </tr> </table>	Default Value:	0000h	Access:	RO	Reserved.	
Default Value:	0000h							
Access:	RO							
Reserved.								
	15:0	<p><b>FWAKERENDERACK</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Force Wake Render request bits. Driver must poll on the corresponding bit to confirm that the well has woken. For example, if 13_00B0[0] is written to a '1' (along with 13_00B0[16]='1'), then bit0 of this register indicates when the force wake request has been completed.</p>	Default Value:	0000h	Access:	RO		
Default Value:	0000h							
Access:	RO							

## Render forcewake request

RENFW_REQ - Render forcewake request						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 1300B0h						
This register contains per thread force wake request bits for the Render power Well. The upper 16 bits act as masks for the lower 16 bits. Bit 31 masks bit 15 and bit 16 masks bit 0.						
<ol style="list-style-type: none"> <li>1. Driver writes to GPM force wake request bit. (VV will have a Render(13_00B0(15:0)) and a Media (13_00B8(15:0)) bits.)</li> <li>2. The GPM responds by writing (via PLINK) to 1300B4[15:0] or 1300BC[15:0] register.</li> <li>3. Driver polls (1300B4[15:0] and/or 1300BC[15:0])status until 1... indicating that that well has completed wake sequence.</li> </ol> <p>Since the registers are per thread, only the specific bit that was forced should be checked for status.</p>						
DWord	Bit	Description				
0	31:16	<b>FWAKERENDERREQMSK</b> <table border="1"> <tr> <td>Default Value:</td><td>0000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Mask bits for lower 16 bits to avoid a read modify/write.            If '0', the corresponding bit in [15:0] is not changed.            If '1', the corresponding bit in [15:0] is changed to the value in [15:0]</p>	Default Value:	0000h	Access:	RO
Default Value:	0000h					
Access:	RO					
<b>FWAKERENDERREQ15</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Force Wake Render request 15.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b					
Access:	R/W					
14	<b>FWAKERENDERREQ14</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Force Wake Render request 14.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
<b>FWAKERENDERREQ13</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Force Wake Render request 13.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b					
Access:	R/W					

**RENFW\_REQ - Render forcewake request**

	12	<b>FWAKERENDERREQ12</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Force Wake Render request 12.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	11	<b>FWAKERENDERREQ11</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Force Wake Render request 11.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	10	<b>FWAKERENDERREQ10</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Force Wake Render request 10.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	9	<b>FWAKERENDERREQ9</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Force Wake Render request 9.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	8	<b>FWAKERENDERREQ8</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Force Wake Render request 8.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	7	<b>FWAKERENDERREQ7</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Force Wake Render request 7.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	6	<b>FWAKERENDERREQ6</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Force Wake Render request 6.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	5	<b>FWAKERENDERREQ5</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Force Wake Render request 5.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## RENFW\_REQ - Render forcewake request

	4	<b>FWAKERENDERREQ4</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 4.				
	3	<b>FWAKERENDERREQ3</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 3.				
	2	<b>FWAKERENDERREQ2</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 2.				
	1	<b>FWAKERENDERREQ1</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 1.				
	0	<b>FWAKERENDERREQ0</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">0b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
		Force Wake Render request 0.				

## Render Geyserville Mode Control 1

### RPMODECTL1 - Render Geyserville Mode Control 1

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000000

Size (in bits): 32

Address: 0A024h-0A027h

DWord	Bit	Description				
0	31:12	<b>Reserved</b>	Access:			
	11	<b>RP Video Turbo Enable for Media Engine</b>	Access:			
			Refer to bits A024[10:9] for different Media turbo scenarios.			
			Refer to the table in the description for bits A024[10:9].			
	10:9	<b>RP Software Mode Control</b>	Access:			
			11 - Media_active (8000[6]), Media_done and RPVTENMEDIA(A024[11]) are don't care. Media turbo freq is selected.			
			10 - Media_active (8000[6]), Media_done and RPVTENMEDIA(A024[11]) are don't care. Normal freq(Hard coded)			
			01 - Based on the status either the media-turbo or normal frequency will be selected.			
			If Media_active(8000[6]) is set, Media_done and RPVTENMEDIA(A024[11]) are don't care. Media turbo freq is selected.			
			Else If RPVTENMEDIA(A024[11]) is 0, Media_done is don't care. Normal freq is selected.			
			Else If RPVTENMEDIA(A024[11]) is 1, Media turbo freq is selected based on internal status. if Media_done is set			
			00 - Media_active (8000[6]), Media_done and RPVTENMEDIA(A024[11]) are don't care. Current frequency is maintained.			
			Note: Media is done only when both VCS(8004[0] = 1) and VECS(8010[0] = 1) are idle. Media_done = 8004[0] and VECS = 8010[0]			
		<b>pmcr_rpsw_ctl_mode[1]</b>	<b>pmcr_rpsw_ctl_mode[0]</b>	<b>pmmr_media_active</b>	<b>pmcr_rpsw_vten_vcs</b>	<b>pmmr_vcs</b>
	A024[10]	A024[9]	8000[4]	A024[11]	8000[1]	
	1	1	x	x	x	
	1	0	x	x	x	
	0	1	1	x	x	
	0	1	0	0	0	0
	0	1	0	1	1	0

**RPMODECTL1 - Render Geyserville Mode**

		0	1	0	1	1
		0	0	x	x	x
<b>CHV, BSW description</b>						
<b>pmcr_rpsw_ctl_mode[1]</b>	<b>pmcr_rpsw_ctl_mode[0]</b>	<b>pmmr_media_active</b>	<b>pmcr_rpsw_vten_vcs</b>	<b>pmmr_vcs</b>		
A024[10]	A024[9]	8000[6]	A024[11]	8004[0]		
1	1	x	x	x		
1	0	x	x	x		
0	1	1	x	x		
0	1	0	0	0	0	0
0	1	0	0	0	1	1
0	1	0	1	1	0	0
0	0	x	x	x		
8	<b>Mask Bits for Graphics Busyness</b>					
	Access:					
	<b>Description</b>					
	Mask Bits for Graphics Busyness (MBGB) and enables MC0 counter:					
	0: MFX busyness is not counted as part of gfx busyness and media MC0 counter forced to a zero. 1: MFX busyness is counted as part of gfx busyness and media MC0 counter is allowed to count. Both VCS and VECS is counted towards media busyness. BIOS/driver should always set this bit to a one.					
	pmcr_media_mask					
	Mask Bits for Graphics Busyness (MBGB): 0: MFX busyness is not counted as part of gfx busyness 1: MFX busyness is counted as part of gfx busyness Both VCS and VECS is counted towards media busyness					
7	<b>Render Geyserville HW Controlled Idle Mode Enable</b>					
	Access:					
	0 - Disables Render Geyserville (RP) function (default). 1 - Turns on the Render Geyserville (RP) function and RP counters are enabled (program enable after counter v					

## RPMODECTL1 - Render Geyserville Mode

6	<p><b>Reserved</b></p> <p>Access:</p> <p>Reserved</p>	
5:3	<p><b>Frequency Increase Utilization Metric Selection</b></p> <p>Access:</p> <p>Frequency Increase Utilization Metric selection</p> <p>The selection of a metric below indicates which one is to be used in making decision. All the metrics should be</p> <p>More than Busy Max Continuous (BMXC) time must be reached for a frequency increase</p> <p>More than Busy Max Average (BMXA) at end of Evaluation Interval must be reached for a frequency increase</p> <p>Less than Idle Min Continuous (IMNC) time must be reached for a frequency Increase</p> <p>BMXC BMXA IMNC</p> <p>0 0 0 : no metric enabled</p> <p>0 0 1 : IMNC metric enabled (0 % val)</p> <p>0 1 0 : BMXA metric enabled ( 90 % val )</p> <p>0 1 1 : reserved</p> <p>1 0 0 : BMXC metric enabled ( 10 % val)</p> <p>1 0 1 : reserved</p> <p>1 1 0 : reserved</p> <p>1 1 1 : reserved</p> <p>pmcr_freq_inc_utimet[2:0]</p>	
2:0	<p><b>Frequency Decrease Utilization Metric Selection</b></p> <p>Access:</p> <p>The selection of a metric below indicates which one is to be used in making decision. All the metrics should be</p> <p>Less than Busy Min Continuous must be reached for a frequency decrease</p> <p>Less than Busy Min Average at end of Evaluation Interval must be reached for a frequency decrease</p> <p>More than Idle Max Continuous must be reached for a frequency decrease</p> <p>BMNC BMNA IMXC</p> <p>0 0 0 : no metric enabled</p> <p>0 0 1 : IMXC metric enabled ( 0 % val)</p> <p>0 1 0 : BMNA metric enabled (100 % val )</p> <p>0 1 1 : reserved</p> <p>1 0 0 : BMNC metric enabled (0% val )</p> <p>1 0 1 : reserved</p> <p>1 1 0 : reserved</p> <p>1 1 1 : reserved</p> <p>pmcr_freq_dec_utimet[2:0]</p>	

## Render Mode Register for Software Interface

MI_MODE - Render Mode Register for Software Interface			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	RenderCS		
Default Value:	0x00000000		
Access:	R/W		
Size (in bits):	32		
Address:	0209Ch		
Address:	1209Ch-1209Fh		
Name:	Mode Register for Software Interface		
ShortName:	MI_MODE_VCSUNIT0		
Address:	1A09Ch-1A09Fh		
Name:	Mode Register for Software Interface		
ShortName:	MI_MODE_VECSUNIT		
Address:	1C09Ch-1C09Fh		
Name:	Mode Register for Software Interface		
ShortName:	MI_MODE_VCSUNIT1		
Address:	2209Ch-2209Fh		
Name:	Mode Register for Software Interface		
ShortName:	MI_MODE_BCSUNIT		
The MI_MODE register contains information that controls software interface aspects of the Memory Interface function.			
DWord	Bit	Description	
0	31:16	<b>Masks</b>	
		<table border="1"> <tr> <td>Format:</td><td>Mask[15:0]</td></tr> </table> <p>A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0</p>	Format:
Format:	Mask[15:0]		
15	<b>Suspend Flush</b>		
<table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table>		Format:	U1
Format:	U1		
Value	Name	Description	
0h	No Delay [Default]	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well	
1h	Delay Flush	Suspend flush is active	

## MI\_MODE - Render Mode Register for Software Interface

Programming Notes											
This should only be written to from the ring using MI_SUSPEND_FLUSH. It is considered undefined if written by software through MMIO											
14	<b>Async Flip Performance mode</b>										
	Format:	U1									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Performance mode enabled <b>[Default]</b></td><td>The stall of the flip event is in the windower</td></tr> <tr> <td>1h</td><td>Performance mode disabled</td><td>The stall of the flip event is in the command stream</td></tr> </tbody> </table>		Value	Name	Description	0h	Performance mode enabled <b>[Default]</b>	The stall of the flip event is in the windower	1h	Performance mode disabled	The stall of the flip event is in the command stream
Value	Name	Description									
0h	Performance mode enabled <b>[Default]</b>	The stall of the flip event is in the windower									
1h	Performance mode disabled	The stall of the flip event is in the command stream									
Programming Notes											
This bit must be set to '1' on all projects disabling Async Flip Performance mode.											
When Async Flip Performance mode is enabled stall is in the Windower allowing the commands following the MI_WAIT_FOR_EVENT to be parsed by command streamer, this breaks the usage model of controlling the display message generation in display engine using MI_LOAD_REGISTER_IMMEDIATE commands from ring buffer.											
13	<b>Flush Performance mode</b>										
	Format:	U1									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>run fast restore <b>[Default]</b></td><td>No NonPipelined SV flush.</td></tr> <tr> <td>1h</td><td>run slow legacy restore</td><td>With NonPipelined SV flush.</td></tr> </tbody> </table>		Value	Name	Description	0h	run fast restore <b>[Default]</b>	No NonPipelined SV flush.	1h	run slow legacy restore	With NonPipelined SV flush.
Value	Name	Description									
0h	run fast restore <b>[Default]</b>	No NonPipelined SV flush.									
1h	run slow legacy restore	With NonPipelined SV flush.									
12	<b>Reserved</b>										
	Format:	MBZ									
11	<b>Invalidate UHPT enable</b>										
	Format:	Enable									
If bit set H/W clears the valid bit of UHPT (2134h, bit 0) when current active head pointer is equal to UHPT.											
10	<b>Atomic Read Return for MI_COPY_MEM_MEM</b>										
	Project:	CHV, BSW									
	Format:	U1									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable <b>[Default]</b></td><td>Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.</td></tr> <tr> <td>1h</td><td>Enable</td><td>Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.</td></tr> </tbody> </table>		Value	Name	Description	0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.	1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.
Value	Name	Description									
0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.									
1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.									

## MI\_MODE - Render Mode Register for Software Interface

		<b>Rings Idle</b>											
	9	<p>Format: <input type="text"/> U1</p> <p>Read Only Status bit</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Not Idle <b>[Default]</b></td> <td>Parser not Idle or Ring Arbiter not Idle.</td> </tr> <tr> <td>1h</td> <td>Idle</td> <td>Parser Idle and Ring Arbiter Idle.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Not Idle <b>[Default]</b>	Parser not Idle or Ring Arbiter not Idle.	1h	Idle	Parser Idle and Ring Arbiter Idle.		
Value	Name	Description											
0h	Not Idle <b>[Default]</b>	Parser not Idle or Ring Arbiter not Idle.											
1h	Idle	Parser Idle and Ring Arbiter Idle.											
		<b>Programming Notes</b>											
		Writes to this bit are not allowed.											
	8	<b>Stop Rings</b> <p>Format: <input type="text"/> U1</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td><b>[Default]</b></td> <td>Normal Operation.</td> </tr> <tr> <td>1h</td> <td></td> <td>Parser is turned off and Ring arbitration is turned off.</td> </tr> </tbody> </table>	Value	Name	Description	0h	<b>[Default]</b>	Normal Operation.	1h		Parser is turned off and Ring arbitration is turned off.		
Value	Name	Description											
0h	<b>[Default]</b>	Normal Operation.											
1h		Parser is turned off and Ring arbitration is turned off.											
		<b>Programming Notes</b>											
		Software must set this bit to force the Rings and Command Parser to Idle. Software must read a 1 in the Ring Idle bit after setting this bit to ensure that the hardware is idle.											
		Software must clear this bit for Rings to resume normal operation.											
		Due to known HW issue when Stop Rings occur during execution of a batch buffer, memory access type of the batch buffer is reset and hence on resuming the memory access type can be inconsistent with the desired memory access type. SW must not set/reset Stop Rings to achieve stall and resume function in command streamer execution, however Stop Rings can be used by SW before resetting the engine.											
	7	<b>Reserved</b>											
		Format: <input type="text"/> MBZ											
	6	<b>Vertex Shader Timer Dispatch Enable</b> <table border="1"> <tr> <td>Project: <input type="text"/></td> <td>CHV, BSW</td> </tr> <tr> <td>Format: <input type="text"/></td> <td>Enable</td> </tr> </table>	Project: <input type="text"/>	CHV, BSW	Format: <input type="text"/>	Enable							
Project: <input type="text"/>	CHV, BSW												
Format: <input type="text"/>	Enable												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable <b>[Default]</b></td> <td>Disable the timer for dispatch of single vertices from the vertex shader. Vertex shader will try to collect 2 vertices before a dispatch</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Enable the timer for dispatch of single vertices. Dispatch a single vertex shader thread after the timer expires.</td> </tr> </tbody> </table>			Value	Name	Description	0h	Disable <b>[Default]</b>	Disable the timer for dispatch of single vertices from the vertex shader. Vertex shader will try to collect 2 vertices before a dispatch	1h	Enable	Enable the timer for dispatch of single vertices. Dispatch a single vertex shader thread after the timer expires.
Value	Name	Description											
0h	Disable <b>[Default]</b>	Disable the timer for dispatch of single vertices from the vertex shader. Vertex shader will try to collect 2 vertices before a dispatch											
1h	Enable	Enable the timer for dispatch of single vertices. Dispatch a single vertex shader thread after the timer expires.											
	5	<b>Reserved</b>											
		Format: <input type="text"/> MBZ											

## MI\_MODE - Render Mode Register for Software Interface

	4:1	<b>Predicate Enable</b>			
		Project: CHV, BSW			
This field gets set when "MI_SET_PREDICATE" command is parsed by render command streamer. Predicate Disable is the default mode of operation.					
Value	Name	<b>Description</b>			
0h	Predicate Disable	Predication is Disabled and RCS will process commands as usual.			
1h	Predicate on Result2 clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is clear.			
2h	Predicate on Result2 set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is set.			
3h	Predicate on Result clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT is clear.			
4h	Predicate on Result set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT is set.			
5h	Predicate when two or more slices enabled	Following Commands will be NOOPED by RCS only when one slice is enabled, NOOPED when more than one slice is enabled.			
6h	Predicate when one or three slices enabled	Following Commands will be Executed by RCS only when two slices are enabled, NOOPED when one or three slices are enabled.			
7h	Predicate when one or two slices enabled	Following Commands will be Executed by RCS only when all the three slices are enabled, NOOPED when less than three slices are enabled.			
8h-Eh	Reserved				
Fh	Predicate Always	Following Commands will be NOOPED by RCS unconditionally.			
<b>Programming Notes</b>					
SW must use MI_SET_PREDICATE instead of MMIO access.					
	0	<b>Mask IIR disable</b>			
		Format:	Disable		
Mask IIR disable. Nominally the Interrupt controller masks interrupts in the IIR register if an interrupt acknowledge from the 3gio interface is pending. Setting this bit to a 1 allows interrupts to be visible to the interrupt controller while an interrupt acknowledge is pending.					

## Render Performance Status 1

RPSTAT1 - Render Performance Status 1				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0A01Ch-0A01Fh				
This register reflects real-time values and thus will not have a pre-determined default value out of reset.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
15	<b>Last Requested Video Turbo Mode</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Last Requested Video Turbo Mode (CRTM):            0 = Most recent request was a normal request (from RPNSWREQ)            1 = Most recent request was a Video Turbo request (from RPVSWREQ)</p>	Access:	RO	
Access:	RO			
14:8	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			
7:0	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			

## Render Performance Status Register

RP_STATUS0 - Render Performance Status Register		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	19:18	<b>Current Actual Gear Ratio</b>
		Access: RO
	17:16	<b>Previous Actual Gear Ratio</b>
		Access: RO Previous Actual Gear Ratio (PAGR).
	15	<b>Last Requested Video Turbo Mode</b>
		Access: RO Last Requested Video Turbo Mode (CRTM): 0 = Most recent request was a normal request (from RPNSWREQ). 1 = Most recent request was a Video Turbo request (from RPVSWREQ).
	14	<b>Reserved</b>
		Access: RO
	13:7	<b>Current Actual GFX Freq</b>
		Access: RO This is the MLC ratio that the core is actually running.
	6:0	<b>Previous Actual GFX Freq</b>
		Access: RO This is the MLC ratio that the core was actually running before the current actual GFX frequency.

## Render Power Clock State Register

<b>R_PWR_CLK_STATE - Render Power Clock State Register</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	RenderCS
Default Value:	0x00000288 CHV, BSW
Access:	R/W
Size (in bits):	32
Address:	020C8h
<p>This register contains the mode selection for configuring render engine to attain desired performance and power requirements for a given context. This register is render context save/restored. This register must be initialized correctly when the context is submitted for the first time. This register is context save/restored as part of Exec-List context image in both Exec-List and Ring-Buffer mode of scheduling. This register contents are valid only when "Enable" bit [31] of the register is set.</p>	
<b>Programming Notes</b>	
<p>This register must not be programmed directly through CPU MMIO cycle. Exec-List Scheduling Mode: Every context can have its own required render engine configuration by programming this register appropriately in the logical render context image in memory (LRCA) before submitting the context to the execlist submit port. This register must not be programmed using MI_LOAD_REGISTER_IMM command in ring buffer or in batch buffer, however programming "NON-SLM Indication" field through MI_LOAD_REGISTER_IMM is an exception defined below. If a need arises to change the render configuration for a context being executed in HW, Scheduler must preempt the context and update the desired render configuration in the logical render context image in memory and resubmit the context. Only "NON-SLM Indictaion" field in R_PWR_CLK_STATE register is allowed to be modified through MI_LOAD_REGISTER_IMM command in ring_buffer or privileged_batch_buffer. SW must modify only "NON-SLM Indication" field and must ensure to program other fields with the same value as in LRCA. SW must ensure to program PIPECONTROL flush command with CS Stall and HDC Flush prior to programming MI_LOAD_REGISTER_IMM command to modify "NON-SLM Indication" in R_PWR_CLK_STATE register. Example: //R_PWR_CLK_STATE register value in LRCA configured with two slices and NON-SLM indication reset: 0x80005_0000 //SW desires to set NON-SLM Indication filed in ring buffer</p> <p>MI_LOAD_REGISTER_IMM 0x20C8, 0x8005_0100 Ring Buffer Scheduling: This register must be programmed using MI_LOAD_REGISTER_IMM command in the ring buffer. When this register is being programmed to re-configure the number of slices, SW must context save the state before programming this register and restore the state after programming the register via dummy MI_SET_CONTEXT command, this will ensure the existing state is programmed to all the new slices that are powered up, in case of slice shutdown this is not required. EX: MI_SET_CONTEXT → CXTA MI_BATCH_BUFFER_START MI_BATCH_BUFFER_START MI_SET_CONTEXT → CXTB //Dummy Context to save existing render state to be restored latter. MI_LOAD_REGISTER_IMM : R_PWR_CLK_STATE (1 Slice to 3 Slices) // Slice configuration done. MI_SET_CONTEXT → CXTA // Context restore of valid state to all the slices powered up.</p>	

R_PWR_CLK_STATE - Render Power Clock State Register		
DWord	Bit	Description
0	31	<b>Power Clock State Enable</b>
		Project: CHV, BSW
		Format: U1
	30:0	<b>Value</b> <b>Name</b> <b>Description</b>
		0h      Power Clock State Disabled      No specific power state set, bits[30:0] are ignored.
		1h      Power Clock State Enabled      Power Clock is set and bit[30:0] are valid and have the desired state.
		<b>Render Power Clock State</b>
		Project: CHV, BSW
		Format: Power Clock State Format CHV, BSW

## Render Power Meter Counter

RPMCNT - Render Power Meter Counter		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0A274h-0A277h	
DWord	Bit	Description
0	31	<b>Render Power Meter Counter Overflow</b>
		Access: RO
	30:0	<b>Render PWRMTR Counter</b>
		Access: RO

## Render Power Meter Counter No Clear

RPMCNTCLR - Render Power Meter Counter No Clear						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0A28Ch-0A28Fh						
Formerly cleared the count and the overflow bit, but now it is just a read-only value.						
DWord	Bit	Description				
0	31	<p><b>Render Power Meter Counter Overflow No Clear</b></p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Formerly cleared the overflow bit, but now it is just a read-only value.</td></tr> </table>	Access:	RO	Formerly cleared the overflow bit, but now it is just a read-only value.	
Access:	RO					
Formerly cleared the overflow bit, but now it is just a read-only value.						
30:0	<p><b>Render PWRMTR Counter No Clear</b></p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Formerly cleared the count, but now is just a read-only value.</td></tr> </table>	Access:	RO	Formerly cleared the count, but now is just a read-only value.		
Access:	RO					
Formerly cleared the count, but now is just a read-only value.						

## Render Promotion Timer - RC6

RC6TIMER - Render Promotion Timer - RC6				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
23:0	<b>RC6 Promote Time</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Absolute time starting from post-hyst idle.            0 = 0 usec            1 = 1.28 usec            2 = 2.56 usec            3 = 3.84 usec            FF FFFF = 21.474 sec            pmcr_rc6_promotion_time[23:0]</p>	Access:	R/W	
Access:	R/W			

## RENDERRC0COUNTER

RENDERRC0COUNTER - RENDERRC0COUNTER						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 138118h						
<p>This register contains the total RC0 residency (Render powered on and clocks running) time that Render was in since boot.</p> <p>SOXi Context Save/Restore : No</p> <p>The 40-bit HW counter will wrap around. The only clear condition is CZ reset.</p> <p>When 0x13_8104[15] is set to zero, bits 31:0 of the 40-bit counter are reported. When 0x13_8104[15] is set to one, bits 39:8 of the 40-bit counter are reported.</p> <p>The units are CZ clock cycles.</p> <p>It is up to SW to periodically read this register and do a difference from the last time it was read. The primary usage for this register is for power characterization.</p> <p>0x13_8104[4] controls if this register should count or if it should be gated: 0= clear, 1=count</p>						
DWord	Bit	Description				
0	31:0	<p><b>RENDERRC0TIME</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Render RC0 Residency Counter.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## RENDERRC1COUNTER

RENDERRC1COUNTER - RENDERRC1COUNTER						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	138110h					
<p>This register contains the total RC1 residency (Render powered on and clock gated) time that Render was in since boot.</p> <p>SOXi Context Save/Restore : No</p> <p>The 40-bit HW counter will wrap around. The only clear condition is CZ reset.</p> <p>When 0x13_8104[15] is set to zero, bits 31:0 of the 40-bit counter are reported. When 0x13_8104[15] is set to one, bits 39:8 of the 40-bit counter are reported.</p> <p>The units are CZ clock cycles.</p> <p>It is up to SW to periodically read this register and do a difference from the last time it was read. The primary usage for this register is for power characterization.</p> <p>0x13_8104[2] controls if this register should count or if it should be gated: 0= clear, 1=count</p>						
DWord	Bit	Description				
0	31:0	<p><b>RENDERRC1TIME</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Render RC1 Residency Counter.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## RENDERRC6COUNTER

RENDERRC6COUNTER - RENDERRC6COUNTER						
DWord	Bit	Description				
0	31:0	<p><b>RENDERRC6TIME</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Render Residency Counter.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Render TLB Control Register

RTCR - Render TLB Control Register						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
DWord	Bit	Description				
0	31:1	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
0	<b>Invalidate TLBs on the corresponding Engine</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					

## Render Watchdog Counter

<b>PR_CTR - Render Watchdog Counter</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: RO Size (in bits): 32				
Address: 02190h				
Address: 12190h-12193h Name: Watchdog Counter ShortName: PR_CTR_VCSUNIT0				
Address: 1A190h-1A193h Name: Watchdog Counter ShortName: PR_CTR_VECSUNIT				
Address: 1C190h-1C193h Name: Watchdog Counter ShortName: PR_CTR_VCSUNIT1				
Address: 22190h-22193h Name: Watchdog Counter ShortName: PR_CTR_BCSUNIT				
DWord	Bit	Description		
0	31:0	<p><b>Counter Value</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This register reflects the render watchdog counter value itself. It cannot be written to.</p>	Format:	U32
Format:	U32			

## Render Watchdog Counter Threshold

PR_CTR_THRSH - Render Watchdog Counter Threshold						
DWord	Bit	Description				
0	31:0	<p><b>Counter logic Threshold</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00150000h</td></tr> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This field specifies the threshold that the hardware checks against for the value of the render clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.</p>	Default Value:	00150000h	Format:	U32
Default Value:	00150000h					
Format:	U32					

## Reported BitRateControl Convergence Status

<b>MFX_VP8_BRC_CONVERGENCE_STATUS - Reported BitRateControl Convergence Status</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoCS					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Trusted Type:	1					
Address:	12928h					
Valid Projects:	CHV, BSW					
This register stores BitRateControl Convergence Status Segmentation support for BRC is not validated in CHV, BSW. Only Segment0 value should be used for CHV, BSW. Also, this is Read Only register on CHV, BSW A0.						
DWord	Bit	Description				
0	31	<p><b>Segment3 Qindex Polarity Change</b></p> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> <tr> <td colspan="2">This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.</td></tr> </table>	Format:	U1	This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.	
Format:	U1					
This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.						
30:28	<p><b>Segment3 Num-Pass with Polarity Change</b></p> <table border="1"> <tr> <td>Format:</td><td>U3</td></tr> <tr> <td colspan="2">This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment3. This feature is not validated and should be used for debug purpose only.</td></tr> </table>	Format:	U3	This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment3. This feature is not validated and should be used for debug purpose only.		
Format:	U3					
This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment3. This feature is not validated and should be used for debug purpose only.						
27	<p><b>Segment2 Qindex Polarity Change</b></p> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> <tr> <td colspan="2">This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.</td></tr> </table>	Format:	U1	This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.		
Format:	U1					
This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.						
26:24	<p><b>Segment2 Num-Pass with Polarity Change</b></p> <table border="1"> <tr> <td>Format:</td><td>U3</td></tr> <tr> <td colspan="2">This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment2. This feature is not validated and should be used for debug purpose only.</td></tr> </table>	Format:	U3	This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment2. This feature is not validated and should be used for debug purpose only.		
Format:	U3					
This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment2. This feature is not validated and should be used for debug purpose only.						
23	<p><b>Segment1 Qindex Polarity Change</b></p> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table>	Format:	U1			
Format:	U1					

## MFX\_VP8\_BRC\_CONVERGENCE\_STATUS - Reported BitRateControl Convergence Status

		This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.				
22:20	<b>Segment1 Num-Pass with Polarity Change</b>	<table border="1"> <tr> <td>Format:</td> <td>U3</td> </tr> <tr> <td colspan="2">This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment1. This feature is not validated and should be used for debug purpose only.</td> </tr> </table>	Format:	U3	This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment1. This feature is not validated and should be used for debug purpose only.	
Format:	U3					
This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment1. This feature is not validated and should be used for debug purpose only.						
19	<b>Segment0 Qindex Polarity Change</b>	<table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <td colspan="2">This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.</td> </tr> </table>	Format:	U1	This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.	
Format:	U1					
This bit indicates current pass has CumulativeDeltaQindex Polarity Change This feature is not validated and should be used for debug purpose only.						
18:16	<b>Segment0 Num-Pass with Polarity Change</b>	<table border="1"> <tr> <td>Format:</td> <td>U3</td> </tr> <tr> <td colspan="2">This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment0. This feature is not validated and should be used for debug purpose only.</td> </tr> </table>	Format:	U3	This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment0. This feature is not validated and should be used for debug purpose only.	
Format:	U3					
This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment0. This feature is not validated and should be used for debug purpose only.						
15:12	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					
11:8	<b>Total Num of Pass</b>	<table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td colspan="2">This bit indicates the number of Multipass including current frame. Note that Initial Pass is not counted.</td> </tr> </table>	Format:	U4	This bit indicates the number of Multipass including current frame. Note that Initial Pass is not counted.	
Format:	U4					
This bit indicates the number of Multipass including current frame. Note that Initial Pass is not counted.						
7:2	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					
1	<b>Overflow OR Underflow Flag</b>	<table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <td colspan="2">This bit indicates the current frame has BRC overflow OR underflow.</td> </tr> </table>	Format:	U1	This bit indicates the current frame has BRC overflow OR underflow.	
Format:	U1					
This bit indicates the current frame has BRC overflow OR underflow.						
0	<b>MB Max. Conformance Flag</b>	<table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <td colspan="2">This contains flag that indicate Inter MB or Intra MB Max. Conformance is not met. This is legacy support and this feature is not validated</td> </tr> </table>	Format:	U1	This contains flag that indicate Inter MB or Intra MB Max. Conformance is not met. This is legacy support and this feature is not validated	
Format:	U1					
This contains flag that indicate Inter MB or Intra MB Max. Conformance is not met. This is legacy support and this feature is not validated						

## Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01

MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01		
DWord	Bit	Description
0	31	<b>Reserved</b> Format: MBZ
	23:22	<b>Reserved</b> Format: MBZ
	15	<b>Reserved</b> Format: MBZ
	14:8	<b>Segment0 CumulativeDeltaLoopFilter</b> Format: S6 This contains Segment0 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment0 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects CumulativeDeltaLoopFilter. If Segmentation is enabled, this field reflects Segment0 CumulativeDeltaLoopFilter.
	7:6	<b>Reserved</b> Format: MBZ
	5:0	<b>Segment0 LoopFilter</b> Format: U6 This contains Segment0 LoopFilter used in current frame. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects LoopFilter. If Segmentation is enabled, this field reflects Segment0 LoopFilter.

## Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23

<b>MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23</b>		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31	<b>Reserved</b> Format: MBZ
	30:24	<b>Segment3 CumulativeDeltaLoopFilter</b> Format: S6 This contains Segment3 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
	23:22	<b>Reserved</b> Format: MBZ
	21:16	<b>Segment3 LoopFilter</b> Format: U6 This contains Segment3 LoopFilter used in current frame. This register is valid after a BRC pass is done.
	15	<b>Reserved</b>
	14:8	<b>Segment2 CumulativeDeltaLoopFilter</b> Format: S6 This contains Segment2 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
	7:6	<b>Reserved</b>
	5:0	<b>Segment2 LoopFilter</b> Format: U6 This contains Segment2 LoopFilter used in current frame. This register is valid after a BRC pass is done.

## Reported BitRateControl CumulativeDeltaQindex and Qindex 01

MFX_VP8_BRC_CUMULATIVE_DQ_INDEX01 - Reported BitRateControl CumulativeDeltaQindex and Qindex 01						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
	23	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ		
Format:	MBZ					
	22:16	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
	15:8	<b>Segment0 CumulativeDeltaQindex</b> <table border="1"> <tr> <td>Format:</td><td>S7</td></tr> </table> <p>This register stores per segment Bit Rate Control CumulativeDeltaQindex and Qindex Segmentation support for BRC is not validated in CHV, BSW. Only Segment0 value should be used for CHV, BSW.</p> <p>Also, this register is Read Only on CHV, BSW A0</p>	Format:	S7		
Format:	S7					
	7	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ		
Format:	MBZ					
	6:0	<b>Segment0 Qindex</b> <table border="1"> <tr> <td>Format:</td><td>U7</td></tr> </table> <p>This contains Segment0 Qindex used in current frame. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects Qindex. If Segmentation is enabled, this field reflects Segment0 Qindex.</p>	Format:	U7		
Format:	U7					

## Reported BitRateControl CumulativeDeltaQindex and Qindex 23

<b>MFX_VP8_BRC_CUMULATIVE_DQ_INDEX23 - Reported BitRateControl CumulativeDeltaQindex and Qindex 23</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1						
This register stores per segment Bit Rate Control CumulativeDeltaQindex and Qindex Segmentation support for BRC is not validated in CHV, BSW. Only Segment0 value should be used for CHV, BSW. Also, this is Read Only register on CHV, BSW A0.						
DWord	Bit	Description				
0	31:24	<b>Segment3 CumulativeDeltaQindex</b> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> <tr> <td colspan="2">This contains Segment3 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.</td> </tr> </table>	Format:	S7	This contains Segment3 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.	
Format:	S7					
This contains Segment3 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.						
	23	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					
	22:16	<b>Segment3 Qindex</b> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> <tr> <td colspan="2">This contains Segment3 Qindex used in current frame. This register is valid after a BRC pass is done.</td> </tr> </table>	Format:	U7	This contains Segment3 Qindex used in current frame. This register is valid after a BRC pass is done.	
Format:	U7					
This contains Segment3 Qindex used in current frame. This register is valid after a BRC pass is done.						
	15:8	<b>Segment2 CumulativeDeltaQindex</b> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> <tr> <td colspan="2">This contains Segment2 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.</td> </tr> </table>	Format:	S7	This contains Segment2 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.	
Format:	S7					
This contains Segment2 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.						
	7	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					
	6:0	<b>Segment2 Qindex</b> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> <tr> <td colspan="2">This contains Segment2 Qindex used in current frame. This register is valid after a BRC pass is done.</td> </tr> </table>	Format:	U7	This contains Segment2 Qindex used in current frame. This register is valid after a BRC pass is done.	
Format:	U7					
This contains Segment2 Qindex used in current frame. This register is valid after a BRC pass is done.						

## Reported BitRateControl DeltaLoopFilter

MFX_VP8_BRC_D_LOOP_FILTER - Reported BitRateControl DeltaLoopFilter		
DWord	Bit	Description
0	31	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> MBZ
	23	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> MBZ
	15	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> MBZ
	7	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> MBZ
	6:0	<b>Segment0 DeltaLoopFilter</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> S6 This contains Segment0 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects DeltaLoopFilter. If Segmentation is enabled, this field reflects Segment0 DeltaLoopFilter.

## Reported BitRateControl DeltaQindex

<b>MFX_VP8_BRC_DQ_INDEX - Reported BitRateControl DeltaQindex</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1		
Address: 12910h Valid Projects: CHV, BSW		
This register stores per segment Bit Rate Control DeltaQindex. Segmentation support for BRC is not validated in CHV, BSW. Only Segment0 value should be used for CHV, BSW		
DWord	Bit	Description
0	7:0	<b>Segment0 DeltaQindex</b> Format: S7 This contains Segment0 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects DeltaQindex. If Segmentation is enabled, this field reflects Segment0 DeltaQindex.

## Reported BitRateControl parameter Mask

<b>MFX_VP8_CNTRL_MASK - Reported BitRateControl parameter Mask</b>				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: VideoCS				
Default Value: 0x00000000				
Access: RO				
Size (in bits): 32				
Trusted Type: 1				
Address: 12900h				
Valid Projects: CHV, BSW				
This register stores the count of bytes of the bitstream output per frame				
DWord	Bit	Description		
0	31:6	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
5	<p><b>Final Bitstream Buffer Overrun Mask</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit5. This denotes Final bitstream buffer overrun feature is enabled.</p>	Format:	U1	
Format:	U1			
4	<p><b>Intermediate Bitstream Buffer Overrun Mask</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit4. This denotes intermediate bitstream buffer overrun feature is enabled.</p>	Format:	U1	
Format:	U1			
3	<p><b>Intra MB Bit Count Conformance Mask</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This is legacy support as AVC for Intra MB Bit Count conformance. This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit3. This feature is not validated.</p>	Format:	U1	
Format:	U1			
2	<p><b>Inter MB Bit Count Conformance Mask</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This is legacy support as AVC for Inter MB Bit Count conformance. This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit2. This feature is not validated.</p>	Format:	U1	
Format:	U1			

## MFX\_VP8\_CNTRL\_MASK - Reported BitRateControl parameter Mask

	1	<b>Frame Bit Rate Overflow Mask</b> Format: <input type="text"/> U1 This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit0. It denotes if Frame Bit Rate Overflow is enabled for Bit Rate Control
	0	<b>Frame Bit Rate Underflow Mask</b> Format: <input type="text"/> U1 This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit1. It denotes if Frame Bit Rate Underflow is enabled for Bit Rate Control

## Reported BitRateControl parameter Status

MFX_VP8_CNTRL_STATUS - Reported BitRateControl parameter Status				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1				
Address: 12904h Valid Projects: CHV, BSW				
This register stores the count of bytes of the bitstream output per frame				
DWord	Bit	Description		
0	31:8	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	7	<b>QindexClampHigh Status</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This denotes if Qindex is clamped by QindexClampHigh value programmed in MFX_VP8_PIC_STATE.DW7.</p>	Format:	U1
Format:	U1			
	6	<b>QindexClampLow Status</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This denotes if Qindex is clamped by QindexClampLow value programmed in MFX_VP8_PIC_STATE.DW7.</p>	Format:	U1
Format:	U1			
	5	<b>Final Bitstream Buffer Overrun Status</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This denotes if Final bitstream buffer overrun.</p>	Format:	U1
Format:	U1			
	4	<b>Intermediate Bitstream Buffer Overrun Status</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This denotes if any of the Intermediate bitstream buffer overrun. (including FrameHeader, Partition1 to Partition8)</p>	Format:	U1
Format:	U1			
	3	<b>Intra MB Bit Count Conformance Status</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This is legacy support as AVC for Intra MB Bit Count conformance. It denotes if Intra MB Bit Count meets conformance size. This feature is not validated.</p>	Format:	U1
Format:	U1			

## MFX\_VP8\_CNTRL\_STATUS - Reported BitRateControl parameter Status

	2	<b>Inter MB Bit Count Conformance Status</b>
		Format: <input type="text"/> U1 This is legacy support as AVC for Inter MB Bit Count conformance. It denotes if Inter MB Bit Count meets conformance size. This feature is not validated.
<hr/>		
	1	<b>Frame Bit Rate Overflow Status</b>
		Format: <input type="text"/> U1 It denotes if Frame Bit Rate Overflow in current frame
<hr/>		
	0	<b>Frame Bit Rate Underflow Status</b>
		Format: <input type="text"/> U1 It denotes if Frame Bit Rate Underflow in current frame

## Reported Bitstream Output Bit Count for Syntax Elements Only Register

<b>MFC_BITSTREAM_SE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128A4h	
Valid Projects:	CHV, BSW	
This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes header/ byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of the context save and restore.		
DWord	Bit	Description
0	31:0	<p><b>MFC Bitstream Syntax Element Only Bit Count</b></p> <p>Total number of bits in the bitstream output due to syntax elements only. It includes the data bytes only. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.</p>

## Reported Bitstream Output Byte Count per Frame Register

<b>MFC_BITSTREAM_BYTECOUNT_FRAME - Reported Bitstream Output Byte Count per Frame Register</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1		
Address: 128A0h Valid Projects: CHV, BSW		
This register stores the count of bytes of the bitstream output per frame		
DWord	Bit	Description
0	31:0	<b>MFC Bitstream Byte Count per Frame</b> Total number of bytes in the bitstream output per frame from the encoder. This includes header/tail/byte alignment/data bytes/EMU (emulation) bytes/cabac-zero word insertion/padding insertion. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.

## Reported Bitstream Output CABAC Bin Count Register

<b>MFC_AVC_CABAC_BIN_COUNT_FRAME - Reported Bitstream Output CABAC Bin Count Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128A8h	
Valid Projects:	CHV, BSW	
This register stores the count of number of bins per frame.		
DWord	Bit	Description
0	31:0	<b>MFC AVC Cabac Bin Count</b> Total number of BINs in the bitstream output per frame from the encoder. This count is updated for every time the bin counter is incremented and its reset at image start.

## Reported Final Bitstream Byte Count

<b>MFX_VP8_FRM_BYTE_CNT - Reported Final Bitstream Byte Count</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	12908h			
Valid Projects:	CHV, BSW			
This register stores the count of bytes of the bitstream output per frame				
DWord	Bit	Description		
0	31:0	<p><b>Final BitStream Byte Count</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This register contains Final Bitstream byte count</p>	Format:	U32
Format:	U32			

## Reported Frame Zero Padding Byte Count

### MFX\_VP8\_FRM\_ZERO\_PAD - Reported Frame Zero Padding Byte Count

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: VideoCS

Default Value: 0x00000000

Access: RO

Size (in bits): 32

Trusted Type: 1

Address: 1290Ch

Valid Projects: CHV, BSW

This register stores Frame Zero Padding Byte Count

DWord	Bit	Description	
0	31:16	<b>Reserved</b>	Format: MBZ
	15:0	<b>Frame Zero Padding Byte Count</b>	Format: U16 This register contains Frame Zero Padding byte count This is legacy support. This feature is not validated.

## Reported Timestamp Count

<b>TIMESTAMP - Reported Timestamp Count</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	RenderCS
Default Value:	0x00000000h, 00000000 CHV, BSW
Access:	RO. This register is not set by the context restore.
Size (in bits):	64
Address:	02358h
Address:	12358h-1235Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT0
Address:	1A358h-1A35Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT
Address:	1C358h-1C35Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT1
Address:	22358h-2235Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_BCSUNIT
<b>Description</b>	
<p>This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time. Note that the value of this register can be obtained in a 3D pipeline-synchronous fashion without a pipeline flush by using the PIPE_CONTROL command. See 3D Geometry Pipeline in the "3D and Media" volume. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register is not reset by a graphics reset. It will maintain its value unless a full chipset reset is performed.</p>	
<p>Note: On Core platforms, the TIMESTAMP register is initialized with the value of the PCU ART and hence tracks bits 38:3 of the 100 MHz ART fairly closely. However, due to variability in the actual time it takes to download the ART value to GT, the value of the TIMESTAMP register will be lower than the value of the PCU ART by an amount dependent on the relative IA/CLR/GT frequencies at the time the timestamp was downloaded to GT (expected to range between 100 and 600 ns). When comparing the value sampled from this register by GT HW to values read from the PCU timer by other system agents, timing differences between GT HW reading the TIMESTAMP register and the involved non-GT agent(s) reading the PCU ART must also be comprehended.</p>	

TIMESTAMP - Reported Timestamp Count						
DWord	Bit	Description				
0	63:36	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
35:0	<b>Timestamp Value</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U36</td></tr> </table>	Project:	CHV, BSW	Format:	U36	
Project:	CHV, BSW					
Format:	U36					
		<b>Description</b>				
		This register toggles based on time stamp granularity (base unit) defined in the "Time Stamp Bases" subsection in Power Management chapter.				

## Reset Flow Control Messages

RSTFCTLMSG - Reset Flow Control Messages				
Soft-Reset and FLR Flow Control Message Registers				
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask</p> <p>In order to write to bits 15:0, the corresponding message mask bits must be written.</p> <p>For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000</p>	Access:	RO
Access:	RO			
	15:12	<b>Reserved</b>		
11	11	<p><b>MEDIA 1 Reset flow acknowledgement message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media 1 reset:</p> <ul style="list-style-type: none"> <li>'1' : PREP_RST_MEDIA1_ACK</li> <li>- Acknowledgement that graphics media1 (or 2nd vbox) is prepared for reset assertion.</li> <li>'0' : DONE_MEDIA1_RST_ACK</li> <li>- Acknowledgement that graphics media1 (or 2nd vbox) reset is de-asserted</li> </ul>	Access:	R/W
Access:	R/W			
10	10	<p><b>WIDI Reset flow acknowledgement message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PM Acknowledgement Messages for WIDI reset:</p> <ul style="list-style-type: none"> <li>'1' : PREP_RST_WIDI_ACK</li> <li>- Acknowledgement that graphics widi is prepared for reset assertion.</li> <li>'0' : DONE_WIDI_RST_ACK</li> <li>- Acknowledgement that graphics widi reset is de-asserted</li> </ul>	Access:	R/W
Access:	R/W			
9	9	<b>Reserved</b>		
8	8	<p><b>Vebox Reset flow Acknowledge Message</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Vebox reset:</p> <ul style="list-style-type: none"> <li>'1' : PREP_RST_VEBOX_ACK</li> <li>- Acknowledgement that graphics VE is prepared for reset assertion.</li> <li>'0' : DONE_VEBOX_RST_ACK</li> <li>- Acknowledgement that graphics VE reset is de-asserted</li> </ul>	Access:	R/W
Access:	R/W			

RSTFCTLMSG - Reset Flow Control Messages				
	7	<b>Blitter Reset Flow Acknowledgement Messages</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>PM Acknowledgement Messages for Blitter reset:            '1' : PREP_RST_BLIT_ACK            - Acknowledgement that graphics blitter is prepared for reset assertion.            '0' : DONE_BLIT_RST_ACK            - Acknowledgement that graphics blitter reset is de-asserted</p>	Access:	R/W
Access:	R/W			
	6	<b>Media Reset Flow Acknowledgement Messages</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>PM Acknowledgement Messages for Media reset:            '1' : PREP_RST_MEDIA_ACK            - Acknowledgement that graphics media block is prepared for reset assertion.            '0' : DONE_MEDIA_RST_ACK            - Acknowledgement that the graphics media reset is de-asserted</p>	Access:	R/W
Access:	R/W			
	5	<b>Render Reset Flow Acknowledgement Messages</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>PM Acknowledgement Messages for Render reset:            '1' : PREP_RST_RENDER_ACK            - Acknowledgement that the graphics render block is prepared for reset assertion.            '0' : DONE_RENDER_RST_ACK            - Acknowledgement that the graphics render reset is de-asserted</p>	Access:	R/W
Access:	R/W			
	4	<b>GTI-Device Reset Flow Acknowledgement Messages</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>PM Acknowledgement Messages for GTI-Device reset:            '1' : PREP_RST_GTIDEV_ACK            - Acknowledgement that the GTI device is prepared for reset assertion.            '0' : DONE_GTIDEV_RST_ACK            - Acknowledgement that the GTI device reset is de-asserted</p>	Access:	R/W
Access:	R/W			
	3	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Reserved</p>	Access:	RO
Access:	RO			
	2	<b>FLR Done ack from Pmunit</b> <table border="1"> <tr> <td>Access:</td><td>R/W Set</td></tr> </table> <p>FLR Done ack from Pmunit:            1: PM unit sets this bit to acknowledge the FLR done message has been forwarded to SA through GAM interface.            0: Default Value. If the bit was set by PM then Cpunit hardware clears it once FLR is completed.</p>	Access:	R/W Set
Access:	R/W Set			

## RSTFCTLMSG - Reset Flow Control Messages

	1	<b>Global Resource Arbitration Acknowledgement Messages</b>		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Global Resource Arbitration Acknowledgement Message from PM:            '1' : CP_ARB_REQ_ACK - Acknowledgement for CPunit's global resource arbitration request            '0' : CP_ARB_RELEASE_ACK - Acknowledgement to CPunit's release of global resources</p>	Access:	R/W
Access:	R/W			
	0	<b>CP Busy / Idle Status Acknowledgement Messages</b>		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>CP Busy / Idle Status Acknowledgement Message from PM:            '0' : CP_NOT_BUSY_ACK - Acknowledgement that the CPunit is idle.            '1' : CP_BUSY_ACK - Acknowledgement that the CPunit is busy.</p>	Access:	R/W
Access:	R/W			

## RESET Messaging Register for Clocking Unit

### MSG\_RESET\_GCP - RESET Messaging Register for Clocking Unit

Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	16			
Address:	08030h			
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. In order to set bit0, for example, the data would be 0x0001_0001. In order to clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16.</p> <p>Message registers are protected from non-GT writes via the Message Channel.</p> <p>Request to Prepare for Reset</p> <p>1'b0 : Reset complete &lt;default&gt;</p> <p>1'b1 : Prepare for reset</p>				
DWord	Bit	Description		
0	15:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
7	<p><b>Request to Prepare for FLR</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>[7] Prepare for devrst_b Domain Reset (FLR)</p> <p>Note: All resets except busrst_b will be asserted for an FLR</p>	Access:	R/W	
Access:	R/W			
6	<p><b>Request to Prepare for Media1 Reset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>[6] Prepare for cmrst_b Domain Reset (vcs1unit)</p>	Access:	R/W	
Access:	R/W			
5	<p><b>Request to Prepare for Wi-Di Reset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>[5] Prepare for cwrst_b Domain Reset (winunit)</p>	Access:	R/W	
Access:	R/W			
4	<p><b>Reserved</b></p>			
3	<p><b>Request to Prepare for Blitter Reset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>[3] Prepare for crblitrst_b Domain Reset (bcsunit)</p>	Access:	R/W	
Access:	R/W			
2	<p><b>Request to Prepare for VEBox Reset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>[2] Prepare for cvrst_b Domain Reset (vecsunit)</p>	Access:	R/W	
Access:	R/W			

**MSG\_RESET\_GCP - RESET Messaging Register for Clocking Unit**

	1	<b>Request to Prepare for Media0 Reset</b> Access: R/W [1] Prepare for cmrst_b Domain Reset (vcs0unit)
	0	<b>Request to Prepare for Render Reset</b> Access: R/W [0] Prepare for crrst_b Domain Reset (csunit)

## Resource Streamer Context Offset

RS_CXT_OFFSET - Resource Streamer Context Offset						
DWord	Bit	Description				
0	31:6	<b>RS Offset</b>				
		<p>Format: <span style="border: 1px solid black; padding: 2px;">U26</span></p> <p>This field indicates the offset (64bytes granular) in to the logical rendering context to which Resource Streamer context is save/restored when enabled. This field register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle) and RC6 is disabled. On way to program this register is via Load Register Immediate command in the ring buffer as part of initialization sequence.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>ECh</td> <td>[Default]</td> <td>DefaultValueDesc</td> </tr> </tbody> </table>	Value	Name	Description	ECh
Value	Name	Description				
ECh	[Default]	DefaultValueDesc				
	5:0	<b>Reserved</b>				
		Format: <span style="border: 1px solid black; padding: 2px;">MBZ</span>				

## Resource Streamer Preemption Status

RS_PREEMPT_STATUS - Resource Streamer Preemption Status						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 0215Ch						
<b>Preemption from First Level Batch Buffer:</b> This register contains the offset in to the Batch Buffer on which Resource streamer got preempted. Note that it is offset from the Batch Start Address and not the graphics address corresponding to the preempted instruction on Batch Buffer. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restored by Render Command Streamer as part of its render context. <b>Preemption from Second Level Batch Buffer:</b> This register contains the graphics address of the instruction in Second Level Batch Buffer on which Resource streamer got preempted. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restored by Render Command Streamer as part of its render context.						
Programming Notes						
<ul style="list-style-type: none"> <li>This register is accessed by Render Command Streamer as part of render context save/restore; this register should be exercised by S/W only for resetting the register contents if required.</li> <li>Following preemption if there is no context save, SW should program this register with 0x0 so that it does not interfere with proceeding workloads.</li> </ul>						
DWord	Bit	Description				
0	31:2	<b>Batch Buffer Offset</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Offset[31:2]</td></tr> <tr> <td colspan="2">This field specifies the DWord-aligned offset from the batch start address on which Resource Streamer got preempted.</td></tr> </table>	Format:	Offset[31:2]	This field specifies the DWord-aligned offset from the batch start address on which Resource Streamer got preempted.	
	Format:	Offset[31:2]				
This field specifies the DWord-aligned offset from the batch start address on which Resource Streamer got preempted.						
1	<b>RS_PREEMPT_STATUS</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">MBZ</td></tr> <tr> <td colspan="2">This field when not set indicates RS got preempted on a natural sync point else it got preempted on a draw call.</td></tr> </table>	Format:	MBZ	This field when not set indicates RS got preempted on a natural sync point else it got preempted on a draw call.		
Format:	MBZ					
This field when not set indicates RS got preempted on a natural sync point else it got preempted on a draw call.						

## RS\_PREEMPT\_STATUS - Resource Streamer Preemption Status

	0	<b>RS_PREEMPTED</b>
		Default Value:
		Format:
If this bit is set indicates Resource Streamer got preempted. Other fields of this register are valid only when this bit is set.		

## Restored Timestamp LSDW

RTSLSDW - Restored Timestamp LSDW		
DWord	Bit	Description
0	31:0	<b>Restored Time Stamp Storage</b>
		Access: R/W Restored Time Stamp Storage

## Restored timestamp MSDW

RTSMSDW - Restored timestamp MSDW						
DWord	Bit	Description				
0	31:0	<b>Restored Time Stamp Storage</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Restored Time Stamp Storage</td></tr> </table>	Access:	R/W	Restored Time Stamp Storage	
Access:	R/W					
Restored Time Stamp Storage						

## RID\_CC

RID_CC - RID_CC			
Register Space: PCI: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 00008h			
Revision Identification and Class code register. SOXi Context Save/Restore: Yes.			
DWord	Bit	Description	
0	31:24	<b>BASE_CLASS_CODE</b>	
		Access:	RO
	23:16	<b>SUB_CLASS_CODE</b>	
		Access:	RO
When MGGC0[VAMEN] is 1, this value is 80h, indicating other multimedia device. When MGGC0[VAMEN] is 0 this value will be determined based on GGC register, GMS and IVD fields. When GGC[1] = 1 or GGC[7:3] = 5'b00000 this value is 80h, otherwise its 00h 00h: VGA compatible 80h: Non VGA (GMS = '00h' or IVD = '1b')			
15:8	<b>PROGRAMMING_INTERFACE</b>		
		Default Value:	00h
		Access:	RO
7:0	<b>REVISION_ID</b>		
		Default Value:	00000000b
		Access:	R/W
RID: The value in this field reflects the value of strapRID[7:0] (which is an input pin of GVD). For VV: The reset value will be the same as MID bits 23:16 (reference the MID register for MID register details). This register is read-able by any agent. Under SAI protection, the PMC and Punit (ie. 'Trusted_FW') can write this register and change the default value. No other agent has the ability to update this register. The PMC implementation will consider SRID and CRID before updating this register. Any PMC updates will be prior to Device 2 configuration. Note : The MID register will always reflect the stepping information. Even if PMC updates this register, the MID is available as a SRID reference.			

## RING\_BUFFER\_HEAD\_PREEMPT\_REG

<b>RING_BUFFER_HEAD_PREEMPT_REG - RING_BUFFER_HEAD_PREEMPT_REG</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	0214Ch-0214Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_RCSUNIT
Address:	1214Ch-1214Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT0
Address:	1A14Ch-1A14Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT
Address:	1C14Ch-1C14Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT1
Address:	2214Ch-2214Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_BCSUNIT
Description	
This register contains the Head pointer offset in the ring when the last PREEMPTABLE command was executed and caused the head pointer to move due to the UHPTR register being valid. If the PREEMPTABLE command is executed as part of the batch buffer then the value of the register will be the offset in the ring of the command past the batch buffer start that contained the preemptable command.	
This is a global register and context save/restored as part of power context image.	
Preemptable Commands	
<ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• 3D_PRIMITIVE</li> <li>• GPGPU_WALKER</li> <li>• MEDIA_STATE_FLUSH</li> <li>• PIPE_CONTROL (Only in GPGPU mode of pipeline selection)</li> </ul>	RenderCS

## RING\_BUFFER\_HEAD\_PREEMPT\_REG - RING\_BUFFER\_HEAD\_PREEMPT\_REG

- MI\_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)
- MI\_SEMAPHORE\_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)

### Programming Notes

**Programming Restriction:**

This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description														
0	31:21	<b>Last Wrap Count</b>														
	20:2	<b>Preempted Head Offset</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U19</td></tr> <tr> <td colspan="2">This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid.</td></tr> </table>	Format:	U19	This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid.											
Format:	U19															
This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid.																
	1:0	<b>Ring/Batch Indicator</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enabled</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>Ring</td><td>Preemptable command was executed in ring and caused head pointer to be updated.</td></tr> <tr> <td>1h</td><td>Batch</td><td>Preemptable command was executed in batch and caused head pointer to be updated.</td></tr> <tr> <td>2h</td><td>2nd level batch</td><td>Preemptable command was executed in second level batch and caused head pointer to be updated.</td></tr> </table>	Format:	Enabled	Value	Name	Description	0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.	1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.	2h	2nd level batch	Preemptable command was executed in second level batch and caused head pointer to be updated.
Format:	Enabled															
Value	Name	Description														
0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.														
1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.														
2h	2nd level batch	Preemptable command was executed in second level batch and caused head pointer to be updated.														

## Ring Buffer Control

<b>RING_BUFFER_CTL - Ring Buffer Control</b>	
Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	0203Ch-0203Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_RCSUNIT
Address:	1203Ch-1203Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT0
Address:	1A03Ch-1A03Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT
Address:	1C03Ch-1C03Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT1
Address:	2203Ch-2203Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_BCSUNIT
Description	
These registers are used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.	
<b>Ring Buffer Head and Tail Offsets must be properly programmed before it is enabled. A Ring Buffer can be enabled when empty.</b>	
Source	
RenderCS	
BlitterCS, VideoCS, VideoEnhancementCS	

## RING\_BUFFER\_CTL - Ring Buffer Control

Graphics Engine doesn't go IDLE when head offset is not equal to tail offset when ring buffer is disabled. PSMI controller waits for HW to go Idle as part of the PSMI flow. When PSMI flow happens in middle of ring buffer initialization where in Head offset is not equal to Tail offset and Ring Buffer disabled, PMSI flow will hang waiting for Graphics Engine to go IDLE. (During ring buffer initialization SW programs Head and Tail offsets prior to enabling Ring Buffer). In order to avoid this dead lock PSMI controller must detect this case and program head and tail offset to be equal to allow Graphics Engine to go IDLE, before exiting PSMI flow original head and tail offsets should be restored.

DWord	Bit	Description		
0	31:21	<b>Reserved</b>	Format:	MBZ
	20:12	<b>Buffer Length</b>	Format: U9-1 in 4 KB pages - 1	This field is written by SW to specify the length of the ring buffer in 4 KB Pages. Range = [0 = 1 page = 4 KB, 1FFh = 512 pages = 2 MB]
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0		1 page = 4 KB
		1FFh		512 pages = 2 MB
	11	<b>RBWait</b>	<b>Description</b>	
		Indicates that this ring has executed a WAIT_FOR_EVENT instruction and is currently waiting. Software can write a "1" to clear this bit, write of "0" has no effect. When the RB is waiting for an event and this bit is cleared, the wait will be terminated and the RB will be returned to arbitration.		
		RenderCS: RBWait is not set on executing WAIT_FOR_EVENT instruction waiting on Async Flip Pending.		
	10	<b>Semaphore Wait</b>	<b>Description</b>	
		Indicates that this ring has executed a MI_SEMAPHORE_WAIT instruction and is currently waiting for wait condition to satisfy.		
	9	<b>Reserved</b>	Format:	MBZ
	8	<b>Reserved</b>	Project:	CHV, BSW
			Format:	MBZ
	7:3	<b>Reserved</b>	Format:	MBZ
	2:1	<b>Automatic Report Head Pointer</b>		

## RING\_BUFFER\_CTL - Ring Buffer Control

Project:	CHV, BSW
Source:	PRM

### Description

This field is written by software to control the automatic reporting (write) of this ring buffer's Head Pointer register (register DWord 1) to the corresponding location within the Hardware Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB boundaries within the ring buffer.

When ExecList Enable bit is set the head pointer will be reported to the head pointer location in the Per-Process Hardware Status Page. MI\_AUTOREPORT\_4KB option is not supported on A stepping.

Value	Name	Description
0	MI_AUTOREPORT_OFF	Automatic reporting disabled
1	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)
2	MI_AUTOREPORT_4KB	Report every page (4KB) This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.
2	MI_AUTOREPORT_4KB	Report every page (4KB) This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.
3	MI_AUTOREPORT_128KB	Report every 32 pages (128KB)

### 0 Ring Buffer Enable

Format:	Enable
---------	--------

This field is used to enable or disable this ring buffer. It can be enabled or disabled regardless of whether there are valid instructions pending. If disabled and the ring head equals ring tail, all state currently loaded in hardware is considered invalid.

Programming Notes	Source
<p>Ring Buffer Mode of Scheduling: SW must follow the below programming notes during SW initialization phase or while enabling render engine's ring buffer for the first time, this would be coming out of boot, standby, hibernate or reset. This flow must be also followed during ring replay when ring buffer is disabled and enabled during debug.</p> <ul style="list-style-type: none"> <li>• SW must set the Force Wakeup bit to prevent GT from entering C6.</li> <li>• SW must dispatch workload (dummy context) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent device state. Indirect pointers used in 3D states must point to valid graphics surface existing in memory. PP_DCLV followed by PP_DIR_BASE register should be programmed as part of initialization workload if PPGTT is enabled in GFX_MODE register.</li> <li>• SW must ensure all the register (MMIO) initialization/programming through CPU happens in this block or latter, this ensures the MMIO state is save/restored on subsequent context switches (Power Sequences).</li> </ul>	RenderCS

## RING\_BUFFER\_CTL - Ring Buffer Control

	<ul style="list-style-type: none"> <li>Once the render engine is programmed with valid state and the configuration, Force Wakeup bit should be reset to enable C6 entry.</li> </ul>	
	<p>Render CS Only: Ring Buffer Mode of Scheduling: SW must follow the below programming notes before disabling ring buffer to ensure HW is not in middle of the IDLE flows.</p> <ul style="list-style-type: none"> <li>SW must set the Force Wakeup bit to prevent GT from entering C6.</li> <li>Disable IDLE messaging in CS (Write 0x2050[31:0] = 0x00010001)</li> <li>Poll/Wait for register bits of <u>0x22AC[6:0]</u> turn to 0x30 value.</li> <li>Disable Ring Buffer</li> <li>Enable IDLE messaging in CS (Write 0x2050[31:0] = 0x00010000)</li> <li>Force Wakeup bit should be reset to enable C6 entry.</li> </ul>	RenderCS

## Ring Buffer Current Context ID Register

BCS_RCCID - Ring Buffer Current Context ID Register		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	BlitterCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	22190h-22197h	
This register contains the current ring context ID associated with the ring buffer.		
<b>Programming Notes</b>		
The current context registers must not be written directly (via MMIO). The RCCID register should only be updated indirectly from RNCID.		
DWord	Bit	Description
0	63:0	<b>Unnamed</b> See Context Descriptor for BCS.

## Ring Buffer Head

RING_BUFFER_HEAD - Ring Buffer Head						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address:		02034h-02037h				
Name:		Ring Buffer Head				
ShortName:		RING_BUFFER_HEAD_RCSUNIT				
Address:		12034h-12037h				
Name:		Ring Buffer Head				
ShortName:		RING_BUFFER_HEAD_VCSUNIT0				
Address:		1A034h-1A037h				
Name:		Ring Buffer Head				
ShortName:		RING_BUFFER_HEAD_VECSUNIT				
Address:		1C034h-1C037h				
Name:		Ring Buffer Head				
ShortName:		RING_BUFFER_HEAD_VCSUNIT1				
Address:		22034h-22037h				
Name:		Ring Buffer Head				
ShortName:		RING_BUFFER_HEAD_BCSUNIT				
Description						
This register is used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions. <b>Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.</b>						
DWord	Bit	Description				
0	31:21	<b>Wrap Count</b> <table border="1"> <tr> <td>Format:</td><td>U11 count of ring buffer wraps</td></tr> <tr> <td colspan="2">This field is incremented by 1 whenever the <b>Head Offset</b> wraps from the end of the buffer back to the start (i.e., whenever it wraps back to 0). Appending this field to the <b>Head Offset</b> field effectively creates a virtual 4GB Head "Pointer" which can be used as a tag associated with instructions placed in a ring buffer. The Wrap Count itself will wrap to 0 upon overflow.</td></tr> </table>	Format:	U11 count of ring buffer wraps	This field is incremented by 1 whenever the <b>Head Offset</b> wraps from the end of the buffer back to the start (i.e., whenever it wraps back to 0). Appending this field to the <b>Head Offset</b> field effectively creates a virtual 4GB Head "Pointer" which can be used as a tag associated with instructions placed in a ring buffer. The Wrap Count itself will wrap to 0 upon overflow.	
Format:	U11 count of ring buffer wraps					
This field is incremented by 1 whenever the <b>Head Offset</b> wraps from the end of the buffer back to the start (i.e., whenever it wraps back to 0). Appending this field to the <b>Head Offset</b> field effectively creates a virtual 4GB Head "Pointer" which can be used as a tag associated with instructions placed in a ring buffer. The Wrap Count itself will wrap to 0 upon overflow.						

## RING\_BUFFER\_HEAD - Ring Buffer Head

	20:2	<b>Head Offset</b>
		Format: GraphicsAddress[20:2] DWord Offset
<p>This field indicates the offset of the <i>next</i> instruction DWord to be parsed. Software will initialize this field to select the first DWord to be parsed once the RB is enabled. (Writing the Head Offset while the RB is enabled is UNDEFINED). Subsequently, the device will increment this offset as it executes instructions - until it reaches the QWord specified by the <b>Tail Offset</b>. At this point the ring buffer is considered "empty".</p>		
<b>Programming Notes</b>		
		A RB can be enabled empty or containing some number of valid instructions.
	1	<b>Reserved</b>
		Format: MBZ
	0	<b>Reserved</b>
		Project: CHV, BSW
		Format: MBZ

## Ring Buffer Start

<b>RING_BUFFER_START - Ring Buffer Start</b>			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32			
Address:			02038h-0203Bh
Name:			Ring Buffer Start
ShortName:			RING_BUFFER_START_RCSUNIT
Address:			12038h-1203Bh
Name:			Ring Buffer Start
ShortName:			RING_BUFFER_START_VCSUNIT0
Address:			1A038h-1A03Bh
Name:			Ring Buffer Start
ShortName:			RING_BUFFER_START_VECSUNIT
Address:			1C038h-1C03Bh
Name:			Ring Buffer Start
ShortName:			RING_BUFFER_START_VCSUNIT1
Address:			22038h-2203Bh
Name:			Ring Buffer Start
ShortName:			RING_BUFFER_START_BCSUNIT
<b>Description</b>			
These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.			
DWord	Bit	<b>Description</b>	
0	31:12	<b>Starting Address</b>	
		Format:	GraphicsAddress[31:12]RingBuffer
		This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. Address bits 31 down to 29 must be zero. All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT.	
	11:0	<b>Reserved</b>	

## Ring Buffer Tail

RING_BUFFER_TAIL - Ring Buffer Tail			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000000		
Access:	R/W		
Size (in bits):	32		
Address:	02030h-02033h		
Name:	Ring Buffer Tail		
ShortName:	RING_BUFFER_TAIL_RCSUNIT		
Address:	12030h-12033h		
Name:	Ring Buffer Tail		
ShortName:	RING_BUFFER_TAIL_VCSUNIT0		
Address:	1A030h-1A033h		
Name:	Ring Buffer Tail		
ShortName:	RING_BUFFER_TAIL_VECSUNIT		
Address:	1C030h-1C033h		
Name:	Ring Buffer Tail		
ShortName:	RING_BUFFER_TAIL_VCSUNIT1		
Address:	22030h-22033h		
Name:	Ring Buffer Tail		
ShortName:	RING_BUFFER_TAIL_BCSUNIT		
Description			
These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions. Ring Buffer Tail Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.			
DWord	Bit	Description	
0	31:21	Reserved	
		Format:	MBZ

## RING\_BUFFER\_TAIL - Ring Buffer Tail

	20:3	<b>Tail Offset</b>		
		<table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[20:3]</td> </tr> </table> <p>This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord past the last valid QWord of instructions. In other words, it can be defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the <b>Tail Offset</b> must contain valid instruction data - which may require instruction padding by software. See <b>Head Offset</b> for more information.</p>	Format:	GraphicsAddress[20:3]
Format:	GraphicsAddress[20:3]			
<b>Programming Notes</b>				
[Ring Buffer Mode Of scheduling only][Video CS, Video Enhancement CS, Blitter CS]: HW loses Page Directory (PPGTT) information on becoming IDLE. SW must always program the PD information through MI_LOAD_REGISTER_IMM command in the ring buffer prior to programming workload begins on every ring dispatch. This will ensure Page Directory information is not lost due to IDLE flows.				
	2:0	<b>Reserved</b>		
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			

## Root Table Address Pointer Value First 31\_0

RTAPV_1_310 - Root Table Address Pointer Value First 31_0						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F500h					
This register is used to store local copy of the Root Table address pointer value.						
DWord	Bit	Description				
0	31:0	<p><b>First Address 31 to 0</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bits 31:11 = Root Table Address Pointer Value 31:11.      Bits 10:1 = Reserved.      Bit 0 = Enabled for Root Table Address Pointer Value 31:11.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## Root Table Address Pointer Value Second 31\_0

<b>RTAPV_2_310 - Root Table Address Pointer Value Second 31_0</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0F504h					
This register is used to store local copy of the Root Table address pointer value.						
DWord	Bit	Description				
0	31:0	<p><b>Second Address 31 to 0</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Bits 31:8 = Reserved.    Bits 7:1 = Root Table Address Pointer Value 38:32.    Bit 0 = Enabled for Root Table Address Pointer Value 38:32.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## RP Decrease Limit

RPDECLIMIT - RP Decrease Limit		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32		
Address: 0A030h-0A033h		
DWord	Bit	Description
0	31:24	<b>Reserved</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> RO
	23:0	<b>Decrease Threshold</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W Decrease Threshold (DECLIMIT): This register contains the threshold used to determine whether a switch to a higher frequency is desirable. FRQDUM determines the meaning of this register: Busy Min Continuous Limit Busy Min Average Limit Idle Max Continuous Limit The values are: 0 = 0 usec 1 = 1.28 usec 2 = 2.56 usec 3 = 3.84 usec FF FFFF = 21.474 sec

## RP Down Timeout

RPDNTIMOUT - RP Down Timeout				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0A010h-0A013h				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
	23:0	<b>Down Timeout</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The value in this register contains the timeout value for gfx idleness due to stopped graphics clocks (CPD) necessary to trigger the Render Geyserville Downward Timeout interrupt.</p> <p>0 = 0 usec            1 = 1.28 usec            2 = 2.56 usec            3 = 3.84 usec            FF FFFF = 21.474 sec</p>	Access:	R/W
Access:	R/W			

## RP Downwards Evaluation Interval

RPDNEI - RP Downwards Evaluation Interval				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0A06Ch-0A06Fh			
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
23:0	<b>Evaluation Interval Period for Downwards Freq Direction</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The geyserville performance status will be averaged over this interval, and the results will be used to possibly recommend a switch to the slower render clock frequency (either directly by hardware or via an interrupt activating a sw decision ).</p> <p>0 = 0 usec  1 = 1.28 usec  2 = 2.56 usec  3 = 3.84 usec  FF FFFF = 21.474 sec  pmcr_ei_down[23:0]</p>	Access:	R/W	
Access:	R/W			

## RP Increase Limit

RPINCLIMIT - RP Increase Limit				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0A02Ch-0A02Fh				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
	Access:	RO		
23:0	<b>Increase Threshold</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Increase Threshold (INCLIMIT):            This register contains the threshold used to determine whether a switch to a higher frequency is desirable. FRQIUM determines the meaning of this register:            Busy Max Continuous Limit            Busy Max Average Limit            Idle Min Continuous Limit            The values are:            0 = 0 usec            1 = 1.28 usec            2 = 2.56 usec            3 = 3.84 usec            FF FFFF = 21.474 sec</p>	Access:	R/W	
Access:	R/W			

## RP Normal Software Frequency Request

RP_FREQ_NORMAL - RP Normal Software Frequency Request				
DWord	Bit	Description		
0	31	<p><b>Turbo Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The Turbo Disable bit is determined by SW. NOTE: If Turbo is disable for ANY thread, it will prevent turbo for ALL threads.</p>	Access:	R/W
Access:	R/W			
	30:24	<p><b>P State Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field indicates the maximum P-State request in units of 100MHz.</p>	Access:	R/W
Access:	R/W			
	23:18	<p><b>P State Offset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field defined the number of steps that Energy Efficient P-State is allowed to fall in units of 100 MHz.</p>	Access:	R/W
Access:	R/W			
	17:14	<p><b>Energy Efficient policy</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The energy efficiency policy is determined by SW.</p>	Access:	R/W
Access:	R/W			
	13:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			

## RP Software Frequency Request Hysteresis

<b>RPSWFREQHYST - RP Software Frequency Request Hysteresis</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0A004h			
DWord	Bit	Description		
0	31:6	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
5:0	<b>RP SW Freq Request Hysteresis</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W	
Access:	R/W			
Programming Notes		Project		
Not supported. It must be 0 at all times.		CHV, BSW		

## RP Upwards Evaluation Interval

RPUPEI - RP Upwards Evaluation Interval				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0A068h-0A06Bh			
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
23:0	<b>Evaluation Interval Period for Upwards Freq Direction</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The geyserville performance status will be averaged over this interval, and the results will be used to possibly recommend a switch to the faster render clock frequency (either directly by hardware or via an interrupt activating a sw decision).</p> <p>0 = 0 usec      1 = 1.28 usec      2 = 2.56 usec      3 = 3.84 usec      FF FFFF = 21.474 sec      pmcr_ei_up[23:0]</p>	Access:	R/W	
Access:	R/W			

## RP Video Turbo Software Frequency Request

### RP\_FREQ\_VIDEOTURBO - RP Video Turbo Software Frequency Request

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000000

Size (in bits): 32

Address: 0A00Ch

This 32 bit value is written to the PCU IO\_THREAD\_P\_REQ register when in Video Turbo mode.

DWord	Bit	Description		
0	31	<b>Turbo Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The Turbo Disable bit is determined by SW. NOTE: If Turbo is disable for ANY thread, it will prevent turbo for ALL threads.</p>	Access:	R/W
Access:	R/W			
	30:24	<b>P State Request</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field indicates the maximum P-State request in units of 100MHz.</p>	Access:	R/W
Access:	R/W			
	23:18	<b>P State Offset</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field defined the number of steps that Energy Efficient P-State is allowed to fall in units of 100 MHz.</p>	Access:	R/W
Access:	R/W			
	17:14	<b>Energy Efficient policy</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The energy efficiency policy is determined by SW.</p>	Access:	R/W
Access:	R/W			
	13:0	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			

## RS\_PREEMPT\_STATUS\_UDW

RS_PREEMPT_STATUS_UDW - RS_PREEMPT_STATUS_UDW				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	RenderCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	02174h			
<p><b>Preemption from First Level Batch Buffer:</b> This register contains the offset in to the Batch Buffer on which Resource streamer got preempted. Note that it is offset from the Batch Start Address and not the graphics address corresponding to the preempted instruction on Batch Buffer. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restore by Render Command Streamer as part of its render context.</p> <p><b>Preemption from Second Level Batch Buffer:</b> This register contains the graphics address of the instruction in Second Level Batch Buffer on which Resource streamer got preempted. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restore by Render Command Streamer as part of its render context.</p>				
<p><b>Programming Notes</b></p> <ul style="list-style-type: none"> <li>This register is accessed by Render Command Streamer as part of render context save/restore; this register should be exercised by S/W only for resetting the register contents if required.</li> <li>Following preemption if there is no context save, SW should program this register with 0x0 so that it does not interfere with proceeding workloads.</li> </ul>				
DWord	Bit	Description		
0	31:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
15:0	<p><b>Batch Buffer Offset Upper DWORD</b></p> <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[47:32]</td></tr> </table> <p>This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted second level batch buffer in resource streamer.</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## RS Preemption Hint

RS_PRE_HINT - RS Preemption Hint										
Register Space:	MMIO: 0/2/0									
Project:	CHV, BSW									
Source:	RenderCS									
Default Value:	0x00000000									
Access:	R/W									
Size (in bits):	32									
Address:	024C0h									
This register contains the Dword aligned Graphics address in to the Batch Buffer corresponding to either 3D_PRIMITIVE or RCS-RS sync command called Preemption Hint Address. When Preemption Hint Address is enabled, RS will honor preemption request from RCS only on parsing 3D_PRIMITIVE/RCS-RS sync command at Preemption Hint Address.										
Programming Notes										
<b>Programming Restriction:</b> This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of preempting Resource Streamer in command stream. Programmer has to ensure that RS Preemption Hint register gets programmed well before RS gets preempted by RCS. Note that this register should be programmed with caution as it can lead to indefinite stalls in RS.										
<ul style="list-style-type: none"> <li>a. RS will preempt on receiving preemption request from RCS only on reaching the instruction in the batch buffer corresponding to the address mentioned in RS_PREEMPT_HINT. RS could hit an RCS-RS sync command before reaching the address mentioned in the RS_PREEMPT_HINT, in this case RS should preempt on the sync command.</li> <li>b. RS could hit the address mentioned in 3D_PREEMPT_HINT before receiving preempt request from RCS. In this case RS will stall at this command until it receives preemption request from RCS and then preempts.</li> </ul>										
DWord	Bit	Description								
0	31:2	<b>Preemption Hint Address</b> <table border="1"> <tr> <td>Format:</td> <td>U30</td> </tr> <tr> <td colspan="2">This field contains the Dword aligned Graphics Address in to the batch buffer as Preemption Hint.</td></tr> </table>	Format:	U30	This field contains the Dword aligned Graphics Address in to the batch buffer as Preemption Hint.					
Format:	U30									
This field contains the Dword aligned Graphics Address in to the batch buffer as Preemption Hint.										
1	<b>Reserved</b>									
0	<b>Preemption Hint</b> <table border="1"> <tr> <td>Format:</td> <td>Enabled</td> </tr> </table>	Format:	Enabled							
Format:	Enabled									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disabled</td><td>Preemption hint is disabled for Resource Streamer.</td></tr> <tr> <td>1h</td><td>Enabled</td><td>Preemption hint is enabled for Resource Streamer.</td></tr> </tbody> </table>	Value	Name	Description	0h	Disabled	Preemption hint is disabled for Resource Streamer.	1h	Enabled	Preemption hint is enabled for Resource Streamer.
Value	Name	Description								
0h	Disabled	Preemption hint is disabled for Resource Streamer.								
1h	Enabled	Preemption hint is enabled for Resource Streamer.								

## RS Preemption Hint UDW

<b>RS_PREEMPTION_HINT_UDW - RS Preemption Hint UDW</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	RenderCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	024C4h			
This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to either 3D_PRIMITIVE or RCS-RS sync command called Preemption Hint Address. When Preemption Hint Address is enabled, RS will honor preemption request from RCS only on parsing 3D_PRIMITIVE/RCS-RS sync command at Preemption Hint Address.				
<b>Restriction</b>				
This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of preempting Resource Streamer in command stream. See RS_PRE_HINT definition for further restrictions.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; width: 10%;">MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
15:0	<b>Preemption Hint Address Upper DWORD</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; width: 10%;">GraphicsAddress[47:32]</td></tr> </table> <p>This field contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the batch buffer as Preemption Hint.</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## Sampler control register

<b>SAMPLER_CTL - Sampler control register</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32		
Address: 0E140h Valid Projects: CHV, BSW]		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:16	<b>ECO Reserved 1</b> Reserved: MBZ
	15:8	<b>Reserved</b>
	7:3	<b>Sampler unit select</b>
	2	<b>ECO Reserved 2</b>
	1:0	<b>ECO Reserved 3</b>

## SAMPLER Mode Register

SAMPLER_MODE - SAMPLER Mode Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Size (in bits): 32 Trusted Type: 1				
Address: 07028h Valid Projects: CHV, BSW				
This register has bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. To set bit0, for example, the data would be 0x0001_0001. To clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		Access:	RO	
	15:14	<b>ECO Reserved 1</b>		
		Format:	MBZ	
	13:8	<b>ECO Reserved 2</b>		
		Project:	CHV, BSW	
5	7:6	<b>ECO Reserved 3</b>		
		Project:	All	
		Format:	MBZ	
	5	<b>ECO_SCRATCH3B</b>		
		Project:		
		Format:	MBZ	
4:0	<b>Sample_d Quality Mode</b>			
	Project:	CHV, BSW		
	Format:	U5		
	This field configures the image quality mode for the sample_d message in the sampling engine. In general, performance will increase with each step of reduced quality.			
	Value	Name	Description	
	00h	Disabled	Full quality is enabled, matching prior products	All
	01h-1Fh		Quality degrades with each larger value, performance improves with each larger value	All

## SAMPLER READ DATA

<b>SAMPLER_RDATA - SAMPLER READ DATA</b>			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	RenderCS		
Default Value:	0xFFFFFFFF		
Access:	RO Variant		
Size (in bits):	32		
Address:	0E144h		
Valid Projects:	CHV, BSW		
DWord	Bit	Description	
0	31:0	<b>Reserved</b>	Default Value: FFFFFFFFh

## Save Timer

SVTIMER - Save Timer													
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x60001000 Size (in bits): 32													
Address: 0B434h													
DWord	Bit	Description											
0	31	<b>Reserved</b>											
	30:29	<b>Counter Enabling Selection</b> Default Value: 11b Access: R/W											
LPFC provides rudimentary compression by allowing software to select from several predefined levels of event reporting. Based on the value of this bitfield, only a certain number of the programmed events in the "Event Selection and Base Counters" registers (CNT0CL, CNT1CL, ..., CNT7CL) will be tracked and reported: <table border="1"> <thead> <tr> <th>Value</th><th>Selected Counters</th></tr> </thead> <tbody> <tr> <td>00</td><td>Counter 0</td></tr> <tr> <td>01</td><td>Counters 0 &amp; 1</td></tr> <tr> <td>10</td><td>Counters 0, 1, 2, &amp; 3</td></tr> <tr> <td>11</td><td>Counters 0 - 7</td></tr> </tbody> </table> Signal - Ipconf_lpfc_cnt_enabled [1:0].				Value	Selected Counters	00	Counter 0	01	Counters 0 & 1	10	Counters 0, 1, 2, & 3	11	Counters 0 - 7
Value	Selected Counters												
00	Counter 0												
01	Counters 0 & 1												
10	Counters 0, 1, 2, & 3												
11	Counters 0 - 7												
28:24	28:24	<b>Reserved</b>											
	23:0	<b>Save Timer Interval</b> Default Value: 000000000001000000000000b Access: R/W											
Save Timer Interval (SVTMRINT). Save Timer Interval: This is the interval for sampling the performance counters and writing to memory. Each time it expires, the counters are sampled and packetized to be sent to DMA controller. The minimum granularity of sampling period is 256 clocks. The value in this register is used as 256 x value to find the sampling window. For a 1Ghz core clock it provides up to 4ns of sampling period while matching the maximum capability of the event counters. 1h - 256clks. 2h - 512clks. ... 8h - 2048clks. Signal - Ipconf_lpfc_savetimer_int [23:0].													

## SB\_ADDRESS

SB_ADDRESS - SB_ADDRESS						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 182108h						
The Sideband Address Register is used by the sideband transaction (triggered by Sideband Packet Register) for holding the address (of the internal register, within the destination unit).						
IOSF SB access prevention: An IOSF SB write access targeting this register will complete with no affect. An IOSF SB read access targeting this register will abort (with 1's being returned on IOSF SB).						
DWord	Bit	Description				
0	31:0	<b>SB_Addr</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Address, written by IOSF primary, for triggered IOSF SB initiated access. 0x18_2100 (SB_Busy) bit 0 =1 then an IOSF primary write will NOT be captured. 0x18_2100 (SB_Busy) bit 0 = 0 then an IOSF primary write will be captured. Dword aligned addresses must be used.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SB\_DATA

SB_DATA - SB_DATA						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 182104h						
The Sideband Data Register is used by the sideband register access mechanism (triggered by Sideband Packet Register) for holding write-data in write-transactions or read-data for read-transactions as explained below.						
IOSF SB access prevention :An IOSF SB write access targeting this register will complete with no affect. An IOSF SB read access targeting this register will abort (with 1's being returned on IOSF SB). Requirement : IOSF primary write to this register should not occur when a pending IOSF SB return is pending.						
DWord	Bit	Description				
0	31:0	<p><b>SB Data</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Triggered IOSF SB write, this is the Data written in the IOSF SB initiated access.  Triggered IOSF SB read, this is the Data read return from the IOSF SB initiated read access.  0x18_2100 (SB_Busy) bit 0 = 1 then an IOSF primary write will NOT be captured.  0x18_2100 (SB_Busy) bit 0 = 0 then an IOSF primary write will be captured.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SB\_REQ\_TRIGGER

### SB\_REQ\_TRIGGER - SB\_REQ\_TRIGGER

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000000

Size (in bits): 32

Address: 182100h

When the Sideband Packet Register is written, the Gunit creates a transaction towards the destination agent on the IOSF sideband channel.

The fields sent with the write operation as transaction parameters:

- The Sideband Rid field (bits 31:24) is used as the transaction Rid.
- The Sideband Opcode field (bits 23:15) is used as the transaction opcode.
- The Sideband Port field (bits 15:8) is used as the transaction destination port.
- The source port is hard-coded to 6h (Gunit port).
- The Sideband Byte Enable Field (bits 7:4) is used as the transaction Byte Enable.

If the opcode results in a data write semantic transaction, the write-data will be taken from the Sideband Data Register. If the opcode results in a data read semantic transaction, the read-data will be placed in the Sideband Data Register and may later be read by software. When Sideband Busy is set, Sideband Packet Register, Sideband Data Register and Sideband Address Register fields cannot be written. If the opcode results in a data read semantic transaction, data will be ready at Sideband Data register only when the Sideband Busy is cleared.

**Fuse block access prevention:** To prevent an attacker from using this mechanism to read the fuse block, writing the Fuse Block PortID to the Sideband Port will prevent the SB\_busy bit from being set. This effectively 'aborts' the access. The triggered write is effectively dropped. The triggered read would supply whatever happened to be in the IOSF Sideband Doorbell Data register. **IOSF SB access prevention :** No usage models require IOSF SB accesses to the doorbell registers. No IOSF SB sources should be using IOSF SB accesses to the doorbell register to trigger a doorbell generated IOSF SB message. Software and firmware are PROHIBITED from using IOSF SB accesses to target and trigger accesses from this registers.

Usage of the doorbell mechanism :

From IOSF primary, to initiate a write on IOSF Sideband :

- a. Write Data (0x18\_2104)
- b. Write Address (0x18\_2108)
- c. Write Packet and Trigger (0x18\_2100)
- d. Read poll 0x18\_2100. When bit 0 = '0', then the write has completed on IOSF Sideband.

From IOSF primary, to initiate a read on IOSF Sideband :

- a. Write Address (0x18\_2108)
- b. Write Packet and Trigger (0x18\_2100)
- c. Read poll 0x18\_2100. When bit 0 = '0', then the read has completed on IOSF Sideband and data is available.
- d. Read IOSF SB returned Data (0x18\_2104)

If software attempts a read to a register and the result is a UR (Unsupported Request), the busy bit will be cleared with no update of the doorbell data register.

## SB\_REQ\_TRIGGER - SB\_REQ\_TRIGGER

DWord	Bit	Description				
0	31:24	<b>SB_DevFn</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Device and Function number to be used for the IOSF SB access. Per the IOSF Specification, this 8-bit field ('fid' in the IOSF Spec) is a unique identifier of a target in a hierarchy of PCI buses (indicates Device Number [31:27] / Function Number [26:24] or Function Number [31:24]). The target is free to utilize this in an agent-specific manner.</p>	Default Value:	00h	Access:	R/W
Default Value:	00h					
Access:	R/W					
	23:16	<b>SB_Opcode</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Opcode to be used for the IOSF SB access.</p>	Default Value:	00h	Access:	R/W
Default Value:	00h					
Access:	R/W					
	15:8	<b>SB_Port</b> <table border="1"> <tr> <td>Default Value:</td><td>00h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Port to be used for the IOSF SB access.</p>	Default Value:	00h	Access:	R/W
Default Value:	00h					
Access:	R/W					
	7:4	<b>SB_BytEnables</b> <table border="1"> <tr> <td>Default Value:</td><td>0h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Byte enables to be used for the iOSF SB access.</p>	Default Value:	0h	Access:	R/W
Default Value:	0h					
Access:	R/W					
	3:1	<b>SB_BAR</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BAR value</p>	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					
	0	<b>SB_Busy</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>A write to this register will set this bit = '1' and triggers a IOSF SB request. When this bit is '1', the following registers are not IOSF primary writeable (0x18_2100, 0x18_2104, 0x18_2108)The completion of the IOSF SB access will clear this bit.      0 - 0x18_2100, 0x18_2104 and 0x18_2108 are writeable via IOSF Sideband.      1 - An IOSF SB access is in-progress. 0x18_2100, 0x18_2104 and 0x18_2108 are NOT writeable via IOSF Sideband.</p>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					

## SCPD0

SCPD0 - SCPD0						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	18209Ch					
Scratch Pad 0 Register						
DWord	Bit	Description				
0	31:0	<b>Scratch Pad</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>R/W</td></tr></table> <p>Software scratch pad</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SCRATCH1

SCRATCH1 - SCRATCH1						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000 CHV, BSW					
Size (in bits):	32					
Address:	0B11Ch					
DWord	Bit	Description				
0 <b>Project:</b> CHV, BSW	31:0	<b>SCRATCH</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td><td style="padding: 2px;">CHV, BSW</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">R/W</td></tr> </table>	Project:	CHV, BSW	Access:	R/W
Project:	CHV, BSW					
Access:	R/W					

## SCRATCH for LNCUnit

SCRATCH_LNCF1 - SCRATCH for LNCUnit						
DWord	Bit	Description				
0	31:3	<b>SCRATCH register for LNCUnit</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Project:	CHV, BSW	Access:	R/W
Project:	CHV, BSW					
Access:	R/W					
2	<b>Memory fill delay</b>					
	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Incf_csr_Ini_gt2_memfill_dis. 0:mem fills gt2 latency will be 1 . 1:mem fill gt2 latency will be same as gt3.</p>	Access:	R/W			
Access:	R/W					
1	<b>flush start delay</b>					
	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Incf_csr_Ini_disable_flush_start_delay. 0:Flush processing in LNIunit starts one clock after receiving the flush command default. 1:Flush processing in LNIunit starts in the same clock in which flush command is received.</p>	Access:	R/W			
Access:	R/W					
0	<b>Non-IA coherent atomics enable</b>					
	<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>0: atomics in GTI (). 1: atomics in L3 (non-IA atomic) (Default). Output signal from LNCF unit Incf_csr_Ini_glblatmcs_I3. Value for this bit should be same as lbcf_csr_lsqc_glblatmcs_I3 b118[22].Value of this bit should be same as LBCF register bit 0xb11c[8].Adding Xbuf 8 MCP.</p>	Default Value:	1b	Project:	CHV, BSW	Access:
Default Value:	1b					
Project:	CHV, BSW					
Access:	R/W					

## Scratch Register 1

<b>SCRATCH1 - Scratch Register 1</b>								
Register Space: MMIO: 0/2/0								
Project: CHV, BSW								
Source: PRM								
Default Value: 0x00000000								
Size (in bits): 32								
Address: 0A188h-0A18Bh								
DWord	Bit	Description						
0	31:0	<p><b>Scratch1</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process.</td></tr> <tr> <td colspan="2">none</td></tr> </table>	Access:	R/W	Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process.		none	
Access:	R/W							
Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process.								
none								

## Scratch Register 2

SCRATCH2 - Scratch Register 2		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 0A198h		
DWord	Bit	Description
0	31:0	<b>Scratch2</b> Access: R/W Register bits that have no connection to design. Used to enable/disable changes to the design that were put in during the ECO process. none

## Second Buffer Size

SBS - Second Buffer Size				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0B424h			
DWord	Bit	Description		
0	31:16	<p><b>Second Virtual Buffer Base</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Second Virtual Buffer Base (SVBB0).  Second Virtual Buffer Base: Programmed by driver to allocate a memory space for performance data storage. The buffer size should be aligned to the size of the memory allocated so it naturally aligns to the base (i.e. for 128KB bit[16]=0, 256KB bit[17:16]=0, 512KB bit[18:16]=0).  Signal - lpconf_lpfc_virtual_base1 [31:16].</p>	Access:	R/W
Access:	R/W			
15:12	<p><b>Second Buffer Size 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Second Buffer Size: Determines the allowed buffer size for performance data storage.  0000b: 64KB.  0001b: 128KB.  0010b: 256KB.  0011b: 512KB.  ...  1111b: 2GB.  Signal - lpconf_lpfc_buffer_size1 [3:0].</p>	Access:	R/W	
Access:	R/W			
11:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved.</p>	Access:	RO	
Access:	RO			

## Second Level Batch Buffer Head Pointer Preemption Register

### SBB\_PREEMPT\_ADDR - Second Level Batch Buffer Head Pointer Preemption Register

Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	RO
Size (in bits):	32
Trusted Type:	1
Address:	0213Ch-0213Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_RCSUNIT
Address:	1213Ch-1213Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT0
Address:	1A13Ch-1A13Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VECSUNIT
Address:	1C13Ch-1C13Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT1
Address:	2213Ch-2213Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_BCSUNIT
<b>Description</b>	
<p>This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE command in the second level batch buffer on which preemption has occurred.</p> <p>This register value should be looked at only when the preemption has occurred in the second level batch buffer. This is indicated by "Ring/Batch Indicator" in "RING_BUFFER_HEAD_PREEMPT_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer or in batch buffer.</p> <p>Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in Exec-List mode of scheduling. This is a global register and context save/restored as part of power context image.</p>	

## SBB\_PREEMPT\_ADDR - Second Level Batch Buffer Head Pointer Preemption Register

Preemptable Commands	Source
MI_ARB_CHECK	RenderCS
3D_PRIMITIVE	
GPGPU_WALKER	
MEDIA_STATE_FLUSH	
PIPE_CONTROL (Only in GPGPU mode of pipeline selection)	
MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)	
MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)	

### Programming Notes

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description		
0	31:2	<p><b>Second Level Batch Buffer Head Pointer</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred.</p>	Format:	GraphicsAddress[31:2]
Format:	GraphicsAddress[31:2]			
1:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

## Second Level Batch Buffer Head Pointer Register

<b>SBB_ADDR - Second Level Batch Buffer Head Pointer Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	CommandStreamer	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	02114h-02117h	
Name:	Second Level Batch Buffer Head Pointer Register	
ShortName:	SBB_ADDR_RCSUNIT	
Address:	12114h-12117h	
Name:	Second Level Batch Buffer Head Pointer Register	
ShortName:	SBB_ADDR_VCSUNIT0	
Address:	1A114h-1A117h	
Name:	Second Level Batch Buffer Head Pointer Register	
ShortName:	SBB_ADDR_VECSUNIT	
Address:	1C114h-1C117h	
Name:	Second Level Batch Buffer Head Pointer Register	
ShortName:	SBB_ADDR_VCSUNIT1	
Address:	22114h-22117h	
Name:	Second Level Batch Buffer Head Pointer Register	
ShortName:	SBB_ADDR_BCSUNIT	
This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.		
<b>Programming Notes</b>		
This register should NEVER be programmed by driver, this is for HW internal use only. This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer. This register is saved and restored with context.		
DWord	Bit	Description
0	31:2	<b>Second Level Batch Buffer Head Pointer</b>
		Format:
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Second Level Batch Buffer is currently fetching commands. This field is meaningful only when Valid field is set to "1".
1	1	<b>Reserved</b>
	Format:	MBZ

## SBB\_ADDR - Second Level Batch Buffer Head Pointer Register

	0	<b>Valid</b>		
		Format:		U1
Value	Name	Description	Project	
0h	Invalid <b>[Default]</b>	Second Level Batch buffer Invalid	CHV, BSW	
1h	Valid	Second Batch buffer Valid.	CHV, BSW	

## Second Level Batch Buffer State Register

SBB_STATE - Second Level Batch Buffer State Register				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	RenderCS			
Default Value:	0x00000000 CHV, BSW			
Access:	R/W			
Size (in bits):	32			
Address:	02118h			
Address:	12118h-1211Bh			
Name:	Second Level Batch Buffer State Register			
ShortName:	SBB_STATE_VCSUNIT0			
Address:	1A118h-1A11Bh			
Name:	Second Level Batch Buffer State Register			
ShortName:	SBB_STATE_VECSUNIT			
Address:	1C118h-1C11Bh			
Name:	Second Level Batch Buffer State Register			
ShortName:	SBB_STATE_VCSUNIT1			
Address:	22118h-2211Bh			
Name:	Second Level Batch Buffer State Register			
ShortName:	SBB_STATE_BCSUNIT			
This register contains the attributes of the second level batch buffer initiated from the batch Buffer.				
This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer. This register is saved and restored with context.				
DWord	Bit	Description		
0	31:9	<b>Reserved</b>		
	Format:	MBZ		
	8	<b>Reserved</b>		
	Project:	CHV, BSW		
	Format:	MBZ		
	7	<b>Resource Streamer Enable</b>		
	Format:	U1		
When this bit is set, the Resource Streamer will execute the batch buffer. When this bit is clear the Resource Streamer will not execute the batch buffer.				

## SBB\_STATE - Second Level Batch Buffer State Register

	6	<b>Reserved</b>		
		Project:	CHV, BSW	
		Format:	MBZ	
	5	<b>Address Space Indicator</b>		
		Project:	CHV, BSW	
		Note: This field reflects the effective address space indicator security level and may not be the same as the Address Space Indicator written using MI_BATCH_BUFFER_START.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	GGTT [Default ]	This second level batch buffer is located in GGTT memory and is privileged
		1h	PPGTT	This second level batch buffer is located in PPGTT memory and is non-privileged.
	4	<b>Reserved</b>		
		Project:	CHV, BSW	
		Format:	MBZ	
	3:0	<b>Reserved</b>		
		Format:	MBZ	

## Second Level Batch Buffer Upper Head Pointer Preemption Register

<b>SBB_PREEMPT_ADDR_UDW</b>			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	PRM		
Default Value:	0x00000000		
Access:	R/W		
Size (in bits):	32		
Address:	02138h-0213Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_RCSUNIT		
Address:	12138h-1213Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT0		
Address:	1A138h-1A13Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT		
Address:	1C138h-1C13Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT1		
Address:	22138h-2213Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_BCSUNIT		
This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted second level batch buffer. This register follows the same rules as the SBB_PREEMPT_ADDR register.			
<b>Programming Notes</b>			
<b>Programming Restriction:</b> This register should NEVER be programmed by driver, this is for HW internal use only.			
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
	15:0	<b>Second Level Batch Buffer Head Pointer Upper DWORD</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">GraphicsAddress[47:32]</td></tr> </table> <p>This field specifies the 4GB aligned base address of gfx 4GB virtual address space of the last preempted second level batch buffer.</p>	Format:
Format:	GraphicsAddress[47:32]		

## Second Level Batch Buffer Upper Head Pointer Register

SBB_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Register						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Access:	RO					
Size (in bits):	32					
Address:	0211Ch-0211Fh					
Name:	Second Level Batch Buffer Upper Head Pointer Register					
ShortName:	SBB_ADDR_UDW_RCSUNIT					
Address:	1211Ch-1211Fh					
Name:	Second Level Batch Buffer Upper Head Pointer Register					
ShortName:	SBB_ADDR_UDW_VCSUNIT0					
Address:	1A11Ch-1A11Fh					
Name:	Second Level Batch Buffer Upper Head Pointer Register					
ShortName:	SBB_ADDR_UDW_VECSUNIT					
Address:	1C11Ch-1C11Fh					
Name:	Second Level Batch Buffer Upper Head Pointer Register					
ShortName:	SBB_ADDR_UDW_VCSUNIT1					
Address:	2211Ch-2211Fh					
Name:	Second Level Batch Buffer Upper Head Pointer Register					
ShortName:	SBB_ADDR_UDW_BCSUNIT					
This register contains the current Upper DWord of Graphics Memory Address of the last-initiated batch buffer.						
<b>Programming Restriction:</b>						
This register should NEVER be programmed by driver. This is for HW internal use only.						
DWord	Bit	Description				
0	31:16	<b>Reserved</b>				
		Format:	MBZ			
	15:0	<b>Batch Buffer Head Pointer Upper DWORD</b>				
		Format:	GraphicsAddress[47:32]			
This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit in BB_ADDR will be 0 and this field is meaningless.						

## Semaphore Polling Interval on Wait

<b>SEMA_WAIT_POLL - Semaphore Polling Interval on Wait</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	0224Ch	
Address:	1224Ch-1224Fh	
Name:	Semaphore Polling Interval on Wait	
ShortName:	SEMA_WAIT_POLL_VCSUNIT0	
Address:	1A24Ch-1A24Fh	
Name:	Semaphore Polling Interval on Wait	
ShortName:	SEMA_WAIT_POLL_VECSUNIT	
Address:	1C24Ch-1C24Fh	
Name:	Semaphore Polling Interval on Wait	
ShortName:	SEMA_WAIT_POLL_VCSUNIT1	
Address:	2224Ch-2224Fh	
Name:	Semaphore Polling Interval on Wait	
ShortName:	SEMA_WAIT_POLL_BCSUNIT	
The SEMA_WAIT_POLL register contains Poll Interval field which specifies the minimum number of microseconds allowed for command streamer to wait before re-fetching the data from the address mentioned in the MI_SEMAPHORE_WAIT command on WAIT Mode set to POLL until the condition is satisfied while the context is not switched out.		
When a value of 0 is written the poll interval will be equal to the memory latency of the read completion.		
DWord	Bit	Description
0	31:21	<b>Reserved</b> Format: <input type="text"/> MBZ
	20:0	<b>Poll Interval</b> Minimum number of micro-seconds allowed

## SSID\_SID

<b>SSID_SID - SSID_SID</b>			
Register Space: PCI: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x00000000			
Size (in bits): 32			
Address: 0002Ch			
This register is used to uniquely identify the subsystem where the PCI device resides.			
DWord	Bit	Description	
0	31:16	<b>SUBID</b>	
		Default Value:	0000h
		Access:	R/W Once
		This value is used to identify the vendor of the subsystem. This register is programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register is cleared by a Reset.	
	15:0	<b>SUBVID</b>	
		Default Value:	0000h
		Access:	R/W Once
		This value is used to identify the vendor of the subsystem. This register is programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register is cleared by a Reset.	

## Staggered EU/SAMPLER PAUSE on Frequency Change

### GFXPAUSE - Staggered EU/SAMPLER PAUSE on Frequency Change

Register Space: MMIO: 0/2/0

Project: CHV, BSW

Source: PRM

Default Value: 0x00000000

Size (in bits): 32

Address: 0A000h-0A003h

DWord	Bit	Description					
0	31:19	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reserved</td> <td></td> </tr> </table>	Access:	RO	Reserved		
Access:	RO						
Reserved							
18	<b>Pause Lock</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>0 = Bits of EUPAUSE are R/W</td> <td></td> </tr> <tr> <td>1 = All bits of EUPAUSE are RO ( including this lock bit )</td> <td></td> </tr> </table>	Access:	R/W Lock	0 = Bits of EUPAUSE are R/W		1 = All bits of EUPAUSE are RO ( including this lock bit )	
Access:	R/W Lock						
0 = Bits of EUPAUSE are R/W							
1 = All bits of EUPAUSE are RO ( including this lock bit )							
17	<b>EU Pause Enable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>0 = Disabled; EUs will not be paused during frequency changes</td> <td></td> </tr> <tr> <td>1 = Enabled; EUs will be paused before graphics clocks are gated, and unpause (staggered per EU) when the clocks are ungated</td> <td></td> </tr> </table>	Access:	R/W Lock	0 = Disabled; EUs will not be paused during frequency changes		1 = Enabled; EUs will be paused before graphics clocks are gated, and unpause (staggered per EU) when the clocks are ungated	
Access:	R/W Lock						
0 = Disabled; EUs will not be paused during frequency changes							
1 = Enabled; EUs will be paused before graphics clocks are gated, and unpause (staggered per EU) when the clocks are ungated							
16	<b>Sampler Stall Enable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>0 = Disabled; Sampler will not be paused during frequency changes</td> <td></td> </tr> <tr> <td>1 = Enabled; Sampler will be paused before graphics clocks are gated, and unpause when the clocks are ungated</td> <td></td> </tr> </table>	Access:	R/W Lock	0 = Disabled; Sampler will not be paused during frequency changes		1 = Enabled; Sampler will be paused before graphics clocks are gated, and unpause when the clocks are ungated	
Access:	R/W Lock						
0 = Disabled; Sampler will not be paused during frequency changes							
1 = Enabled; Sampler will be paused before graphics clocks are gated, and unpause when the clocks are ungated							
15:0	<b>Pause Count</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This is the minimum time the PMunit waits after asserting the EU or Sampler pause (if those are enabled) before allowing the core clocks to be gated.</p> <p>0000 = Disabled</p> <p>0001 - Count 1 CSclk</p> <p>...</p> <p>FFFF = Count 65535 CSclks</p>	Access:	R/W Lock				
Access:	R/W Lock						

## Storage 1

STORAGE1 - Storage 1				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0A500h-0A503h				
DWord	Bit	Description		
0	31:16	<p><b>Wake Rate Counter Render</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>When reading, this field holds the number of times that the render well has awakened from RC1 (i.e. the number of times that (pmmr_cs_done &amp; ~gmcrgu_gpm_renderpower_req) changes from 1 to 0) within an evaluation interval.</p> <p>When writing this register, set the render wakerate counter to the value written.</p> <p>The only reason to read this register is preparation for S0ix, though it may be useful for validation.</p> <p>The only reason to write to this register is to resume from S0ix.</p>	Access:	R/W
Access:	R/W			
	15:0	<p><b>Wake Rate Counter Media</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>When reading, this field holds the number of times that the media well has awakened from RC1 (i.e. the number of times that (pmmr_vcs_done &amp; pmmr_bcs_done &amp; ~gmcrgu_gpm_mediapower_req) changes from 1 to 0) within an evaluation interval.</p> <p>When writing this register, set the render wakerate counter to the value written.</p> <p>The only reason to read this register is preparation for S0ix, though it may be useful for validation.</p> <p>The only reason to write to this register is to resume from S0ix.</p>	Access:	R/W
Access:	R/W			

## Storage 2

STORAGE2 - Storage 2		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0A504h-0A507h	
DWord	Bit	Description
0	31:24	<b>Reserved</b>
	23:0	<b>RC EI Counter Media</b>
		Access: RO
		Access: R/W

## Storage 3

<b>STORAGE3 - Storage 3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0A508h-0A50Bh					
DWord	Bit	Description				
0	31:24	<b>Reserved</b>				
	23:0	<b>RC EI Counter Render</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	RO	Access:	R/W
Access:	RO					
Access:	R/W					

## Storage 4

STORAGE4 - Storage 4		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0A50Ch-0A50Fh	
DWord	Bit	Description
0	31:24	<b>Reserved</b>
	23:0	<b>RC Idle Counter Media</b>
		Access: RO
		Access: R/W

## Storage 5

<b>STORAGE5 - Storage 5</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0A510h-0A513h	
DWord	Bit	Description
0	31:24	<b>Reserved</b>
	23:0	<b>RC Idle Counter Render</b>

## Storage 6

STORAGE6 - Storage 6		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0A514h-0A517h	
DWord	Bit	Description
0	31:24	<b>Reserved</b>
	23:0	<b>RP EI Up Counter</b>
		Access: RO
		Access: R/W

## Storage 7

<b>STORAGE7 - Storage 7</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0A518h-0A51Bh	
DWord	Bit	Description
0	31:24	<b>Reserved</b>
	23:0	<b>RP EI Up Busy Counter</b>
		Access: RO
		Access: R/W

## Storage 8

STORAGE8 - Storage 8		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	0A51Ch-0A51Fh	
DWord	Bit	Description
0	31:24	<b>Reserved</b>
	23:0	<b>RP EI Down Counter</b>
		Access: RO
		Access: R/W

## Storage 9

<b>STORAGE9 - Storage 9</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	0A520h-0A523h			
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
23:0	<b>RP EI Down Busy Counter</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W	
Access:	R/W			

## Stream Output Num Primitives Written Counter

<b>SO_NUM_PRIMS_WRITTEN[0:3] - Stream Output Num Primitives Written Counter</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000, 0x00000000 Access: R/W Size (in bits): 64		
Address: 05200h-0521Fh		
There is one 64-bit register for each of the 4 supported streams: 5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0) 5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1) 5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2) 5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3). These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume). These registers are part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>Num Prims Written Count</b> Format: U64 This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)

## Stream Output Primitive Storage Needed Counters

### SO\_PRIM\_STORAGE\_NEEDED[0:3] - Stream Output Primitive Storage Needed Counters

Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	RenderCS
Default Value:	0x00000000, 0x00000000
Access:	RW. This register is set by the context restore.
Size (in bits):	64

Address: 05240h-0525Fh

There is one 64-bit register for each of the 4 supported streams:

5240h-5247h SO\_PRIM\_STORAGE\_NEEDED0 (for Stream Out Stream #0)

5248h-524Fh SO\_PRIM\_STORAGE\_NEEDED1 (for Stream Out Stream #1)

5250h-5257h SO\_PRIM\_STORAGE\_NEEDED2 (for Stream Out Stream #2)

5258h-525Fh SO\_PRIM\_STORAGE\_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).

These registers are part of the context save and restore.

DWord	Bit	Description				
0	63:0	<p><b>Prim Storage Needed Count</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U64</td> </tr> </table> <p>This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.</p>	Project:	CHV, BSW	Format:	U64
Project:	CHV, BSW					
Format:	U64					

## Stream Output Write Offsets

SO_WRITE_OFFSET[0:3] - Stream Output Write Offsets						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: RW. This register is set by the context restore. Size (in bits): 32						
Address: 05280h-0528Fh						
There is one R/W 32-bit register for each of the 4 supported stream output buffer slots: 5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0) 5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1) 5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2) 528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)						
These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume). These registers are part of the context save and restore.						
Programming Notes						
<ul style="list-style-type: none"> <li>Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targetted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>						
DWord	Bit	Description				
0	31:2	<b>Write Offset</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td><td style="padding: 2px;">CHV, BSW</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U30</td></tr> </table> <p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>	Project:	CHV, BSW	Format:	U30
		Project:	CHV, BSW			
Format:	U30					
1:0	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ					

## SWF1

<b>SWF1 - SWF1</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	4F000h					
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF2

SWF2 - SWF2						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F004h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF3

<b>SWF3 - SWF3</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 4F008h						
<p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF4

SWF4 - SWF4						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F00Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF5

<b>SWF5 - SWF5</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 4F010h						
<p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF6

SWF6 - SWF6						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F014h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF7

SWF7 - SWF7						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F018h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF8

SWF8 - SWF8						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F01Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF9

<b>SWF9 - SWF9</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 4F020h						
<p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF10

SWF10 - SWF10						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F024h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF11

SWF11 - SWF11						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F028h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF12

SWF12 - SWF12						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F02Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF13

<b>SWF13 - SWF13</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	4F030h					
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF14

SWF14 - SWF14						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F034h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF15

SWF15 - SWF15						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F038h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF16

SWF16 - SWF16						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F03Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF17

SWF17 - SWF17						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F040h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF18

SWF18 - SWF18						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F044h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF19

SWF19 - SWF19						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F048h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF20

SWF20 - SWF20						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F04Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF21

<b>SWF21 - SWF21</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 4F050h						
<p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF22

SWF22 - SWF22						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F054h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF23

SWF23 - SWF23						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F058h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF24

SWF24 - SWF24						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F05Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF25

SWF25 - SWF25						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F060h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF26

SWF26 - SWF26						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F064h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF27

SWF27 - SWF27						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	4F068h					
<p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>						
DWord	Bit	Description				
0	31:0	<p><b>SOFTWARE_FLAGS</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF28

SWF28 - SWF28						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F06Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF29

SWF29 - SWF29						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F070h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF30

SWF30 - SWF30						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F074h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF31

<b>SWF31 - SWF31</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	4F078h					
<p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF32

SWF32 - SWF32						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F07Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF33

SWF33 - SWF33						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	4F080h					
<p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>						
DWord	Bit	Description				
0	31:0	<p><b>SOFTWARE_FLAGS</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.</p> <p>The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF34

SWF34 - SWF34						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F084h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF35

SWF35 - SWF35						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F088h						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation.  The use of these register is defined by software architecture.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWF36

SWF36 - SWF36						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 4F08Ch						
These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.						
DWord	Bit	Description				
0	31:0	<b>SOFTWARE_FLAGS</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> These (36 DW) registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these register is defined by software architecture.	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## SWSMISCI

SWSMISCI - SWSMISCI		
Register Space: PCI: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32 Address: 000E0h		
Software SMI or SCI.		
The SCI mechanism for driver / BIOS communication. SMI is a system wide lock interrupt (halts all the cores) as opposed to SCI.		
The SMI is slowly being phased out.		
This register serves 2 purposes: 1) Support selection of SMI or SCI event source (SMISCISEL - bit15) 2) Event trigger (bit 0).		
To generate a SW SCI event, software (System BIOS/Graphics driver) should program bit 15 (SMISCISEL) to 1. This is typically programmed once (assuming SMIs are never triggered). On a '0' to '1' subsequent transition in bit 0 of this register (caused by a software write operation), GMCH sends a single SCI message. The SCI will set the DMISCI bit in its TCO1_STS register and TCOSCI_STS bit in its GPE0 register upon receiving this message from DMI.		
Once written as 1, software must write a '0' to this bit to clear it, and all other write transitions (1->0, 0->0, 1->1) or if bit 15 is '0' will not cause GMCH to send SCI message to DMI link.		
To generate a SW SMI event, software should program bit 15:0 and trigger SMI.		
DWord	Bit	Description
0	31:16	<b>RESERVED</b>
	15	<b>SMI_OR_SCI_EVENT_SELECT</b>
		Default Value: 0b
		Access: R/W
		MCS: SMI or SCI event select. 0 = SMI, 1 = SCI
14:1	14:1	<b>SOFTWARE_SCRATCH_BITS</b>
		Default Value: 0000h
		Access: R/W
Used by driver to communicate information to SBIOS		
0	0	<b>SMI_OR_SCI_EVENT</b>
		Default Value: 0b
		Access: R/W
		MCE:
		MCS=1, setting this bit causes an SCI. MCS=0, setting this bit causes an SMI. A 1 to 0, 0 to 0 or 1 to 1 transition of this bit does not trigger any events. The graphics driver writes to this register as a means to interrupt the SBIOS.

## Thread Dispatched Count Register

TDL_THR_DISP_COUNT - Thread Dispatched Count Register					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: RO Size (in bits): 32					
Address: 0E4BCh Valid Projects: CHV, BSW					
This register provides the count of threads dispatched/valid in the subslice.					
DWord	Bit	Description			
0	31:6	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ				
5:0	<b>Thread Count</b> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0-56</td><td>Valid Range</td></tr> </tbody> </table>	Value	Name	0-56	Valid Range
Value	Name				
0-56	Valid Range				

## Thread Faulted Count Register

TDL_THR_PF_COUNT - Thread Faulted Count Register					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	PRM				
Default Value:	0x00000000				
Access:	RO				
Size (in bits):	32				
Address:	0E5BCh				
Valid Projects:	CHV, BSW				
This register provides the count of threads faulted in each subslice.					
DWord	Bit	Description			
0	31	<b>Canonical fault indication bit to CS</b> The bit is set when a canonical fault on data fetch is reported by EU.			
	30:6	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> MBZ			
	5:0	<b>Thread Count</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0-56</td><td>Valid Range</td></tr> </tbody> </table>	Value	Name	0-56
Value	Name				
0-56	Valid Range				

## Thread Fault Status Register 0

<b>TDL_THR_PF_STATUS0 - Thread Fault Status Register 0</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0E6B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates the thread in the specific thread slot is faulted.		
DWord	Bit	Description
0	31:24	<b>Row0, EU3, [Reserved, T6-T0]</b>
	23:16	<b>Row0, EU2, [Reserved, T6-T0]</b>
	15:8	<b>Row0, EU1, [Reserved, T6-T0]</b>
	7:0	<b>Row0, EU0, [Reserved, T6-T0]</b>

## Thread Fault Status Register 1

TDL_THR_PF_STATUS1 - Thread Fault Status Register 1		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0E7B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates the thread in the specific thread slot is faulted.		
DWord	Bit	Description
0	31:24	<b>Row1, EU3, [Reserved, T6-T0]</b>
	23:16	<b>Row1, EU2, [Reserved, T6-T0]</b>
	15:8	<b>Row1, EU1, [Reserved, T6-T0]</b>
	7:0	<b>Row1, EU0, [Reserved, T6-T0]</b>

## Thread Load Status Register 0

<b>TDL_THR_STATUS0 - Thread Load Status Register 0</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0E4B8h	
This register provides the status of each thread in the SubSlice.		
DWord	Bit	Description
0	31:24	<b>Row0, EU3, [Reserved, T6-T0]</b>
	23:16	<b>Row0, EU2, [Reserved, T6-T0]</b>
	15:8	<b>Row0, EU1, [Reserved, T6-T0]</b>
	7:0	<b>Row0, EU0, [Reserved, T6-T0]</b>

## Thread Load Status Register 1

<b>TDL_THR_STATUS1 - Thread Load Status Register 1</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0E5B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates a valid thread is loaded in the thread slot.		
DWord	Bit	Description
0	31:24	<b>Row1, EU3, [Reserved, T6-T0]</b>
	23:16	<b>Row1, EU2, [Reserved, T6-T0]</b>
	15:8	<b>Row1, EU1, [Reserved, T6-T0]</b>
	7:0	<b>Row1, EU0, [Reserved, T6-T0]</b>

## Thread Mode Register

FF_MODE - Thread Mode Register																					
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00A00000 CHV, BSW Access: R/W Size (in bits): 32																					
Address: 020A0h Valid Projects:																					
This register is used to program the FF shader Mode.																					
DWord	Bit	Description																			
0	31	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ															
Project:	CHV, BSW																				
Format:	MBZ																				
30	<b>TDS external Cache Disable</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td>Enable [Default]</td><td>The external TDS Cache is enabled if there is enough handles to enable the cache.</td></tr> <tr> <td>1b</td><td>Disable</td><td>The external TDS Cache is disabled even if there is enough handles to enable the cache. Only the internal TDS Cache will be used.</td></tr> </tbody> </table>	Project:	CHV, BSW	Value	Name	Description	0b	Enable [Default]	The external TDS Cache is enabled if there is enough handles to enable the cache.	1b	Disable	The external TDS Cache is disabled even if there is enough handles to enable the cache. Only the internal TDS Cache will be used.									
Project:	CHV, BSW																				
Value	Name	Description																			
0b	Enable [Default]	The external TDS Cache is enabled if there is enough handles to enable the cache.																			
1b	Disable	The external TDS Cache is disabled even if there is enough handles to enable the cache. Only the internal TDS Cache will be used.																			
29:26	<b>DS Hit Max Value</b> <table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td colspan="2">If the number of hits reaches the DS Hit Max Value and there is a pending miss to be dispatched, the DS will dispatch the pending miss vertex as a single dispatch.</td><td></td></tr> <tr> <td colspan="2">Programming the value beyond the range will have undefined behavior if DS Reference Count Full Force miss enable is 0. When DS Reference Count Full Force miss enable is 1 then the value can be [1, Fh].</td><td>CHV, BSW</td></tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>9</td><td>[Default]</td><td>CHV, BSW</td></tr> <tr> <td>[1,9]</td><td></td><td>CHV, BSW</td></tr> </tbody> </table>	Format:	U4	Description		Project	If the number of hits reaches the DS Hit Max Value and there is a pending miss to be dispatched, the DS will dispatch the pending miss vertex as a single dispatch.			Programming the value beyond the range will have undefined behavior if DS Reference Count Full Force miss enable is 0. When DS Reference Count Full Force miss enable is 1 then the value can be [1, Fh].		CHV, BSW	Value	Name	Project	9	[Default]	CHV, BSW	[1,9]		CHV, BSW
Format:	U4																				
Description		Project																			
If the number of hits reaches the DS Hit Max Value and there is a pending miss to be dispatched, the DS will dispatch the pending miss vertex as a single dispatch.																					
Programming the value beyond the range will have undefined behavior if DS Reference Count Full Force miss enable is 0. When DS Reference Count Full Force miss enable is 1 then the value can be [1, Fh].		CHV, BSW																			
Value	Name	Project																			
9	[Default]	CHV, BSW																			
[1,9]		CHV, BSW																			

## FF\_MODE - Thread Mode Register

		<b>VS Hit Max Value</b>														
	25:20	<p>Format: <input type="text"/> U6</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="background-color: #d9e1f2; text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td colspan="2">If the number of hits reaches the VS Hit Max Value and there is a pending miss to be dispatched, the VS will dispatch the pending miss vertex as a single dispatch.</td></tr> <tr> <td colspan="2">Programming the value beyond the range will have undefined behavior if VS Reference Count Full Force miss enable is 0. When VS Reference Count Full Force miss enable is 1 then the value can be [1,3Fh].</td></tr> <tr> <th style="background-color: #d9e1f2; text-align: center;">Value</th><th style="background-color: #d9e1f2; text-align: center;">Name</th></tr> <tr> <td style="text-align: center;">10</td><td style="text-align: center;"><b>[Default]</b></td></tr> <tr> <td style="text-align: center;">[1,26]</td><td></td></tr> </tbody> </table>	Description		If the number of hits reaches the VS Hit Max Value and there is a pending miss to be dispatched, the VS will dispatch the pending miss vertex as a single dispatch.		Programming the value beyond the range will have undefined behavior if VS Reference Count Full Force miss enable is 0. When VS Reference Count Full Force miss enable is 1 then the value can be [1,3Fh].		Value	Name	10	<b>[Default]</b>	[1,26]			
Description																
If the number of hits reaches the VS Hit Max Value and there is a pending miss to be dispatched, the VS will dispatch the pending miss vertex as a single dispatch.																
Programming the value beyond the range will have undefined behavior if VS Reference Count Full Force miss enable is 0. When VS Reference Count Full Force miss enable is 1 then the value can be [1,3Fh].																
Value	Name															
10	<b>[Default]</b>															
[1,26]																
	19	<b>DS Reference Count Full Force Miss Enable</b>														
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project: <input type="text"/> CHV, BSW</td><td style="width: 50%;"></td></tr> <tr> <td>Format: <input type="text"/> Enable</td><td></td></tr> <tr> <th style="background-color: #d9e1f2; text-align: center;">Value</th><th style="background-color: #d9e1f2; text-align: center;">Name</th><th style="background-color: #d9e1f2; text-align: center;">Description</th></tr> <tr> <td style="text-align: center;">0b</td><td style="text-align: center;"><b>[Default]</b></td><td>On a hit to the DS cache and the associated handle's reference count is full then stall until a dereference.</td></tr> <tr> <td style="text-align: center;">1b</td><td></td><td>On a hit to the DS cache and the associated handle's reference count is full then force the cycle as a miss and allocate a new handle.</td></tr> </table>	Project: <input type="text"/> CHV, BSW		Format: <input type="text"/> Enable		Value	Name	Description	0b	<b>[Default]</b>	On a hit to the DS cache and the associated handle's reference count is full then stall until a dereference.	1b		On a hit to the DS cache and the associated handle's reference count is full then force the cycle as a miss and allocate a new handle.	
Project: <input type="text"/> CHV, BSW																
Format: <input type="text"/> Enable																
Value	Name	Description														
0b	<b>[Default]</b>	On a hit to the DS cache and the associated handle's reference count is full then stall until a dereference.														
1b		On a hit to the DS cache and the associated handle's reference count is full then force the cycle as a miss and allocate a new handle.														
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="background-color: #d9e1f2; text-align: center;">Programming Notes</th></tr> <tr> <td>To work around bugs, this must be set to 0.</td></tr> </table>	Programming Notes	To work around bugs, this must be set to 0.												
Programming Notes																
To work around bugs, this must be set to 0.																
	18	<b>Reserved</b>														
	17:16	<b>Reserved</b>														
	15	<b>VS Reference Count Full Force Miss Enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format: <input type="text"/> U1</td><td style="width: 50%;"></td></tr> <tr> <th style="background-color: #d9e1f2; text-align: center;">Value</th><th style="background-color: #d9e1f2; text-align: center;">Name</th><th style="background-color: #d9e1f2; text-align: center;">Description</th></tr> <tr> <td style="text-align: center;">[0,1]</td><td></td><td></td></tr> <tr> <td style="text-align: center;">0b</td><td style="text-align: center;"><b>[Default]</b></td><td>On a hit to the VS cache and the associated handle's reference count is full then stall until a dereference.</td></tr> <tr> <td style="text-align: center;">1b</td><td></td><td>On a hit to the VS cache and the associated handle's reference count is full then force the cycle as a miss and allocate a new handle.</td></tr> </table>	Format: <input type="text"/> U1		Value	Name	Description	[0,1]			0b	<b>[Default]</b>	On a hit to the VS cache and the associated handle's reference count is full then stall until a dereference.	1b		On a hit to the VS cache and the associated handle's reference count is full then force the cycle as a miss and allocate a new handle.
Format: <input type="text"/> U1																
Value	Name	Description														
[0,1]																
0b	<b>[Default]</b>	On a hit to the VS cache and the associated handle's reference count is full then stall until a dereference.														
1b		On a hit to the VS cache and the associated handle's reference count is full then force the cycle as a miss and allocate a new handle.														
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="background-color: #d9e1f2; text-align: center;">Programming Notes</th><th style="background-color: #d9e1f2; text-align: center;">Project</th></tr> <tr> <td>To work around bugs, this must be set to 0.</td><td>CHV, BSW</td></tr> </table>	Programming Notes	Project	To work around bugs, this must be set to 0.	CHV, BSW										
Programming Notes	Project															
To work around bugs, this must be set to 0.	CHV, BSW															

## FF\_MODE - Thread Mode Register

	14:13	<b>Reserved</b>	
		Project:	CHV, BSW
		Format:	MBZ
	12	<b>Reserved</b>	
		Default Value:	0h
		Project:	CHV, BSW
		Format:	MBZ
	11:7	<b>Reserved</b>	
		Format:	MBZ
	6:5	<b>Reserved</b>	
		Project:	CHV, BSW
		Format:	MBZ
	4	<b>Reserved</b>	
		Default Value:	0h
		Project:	CHV, BSW
		Format:	MBZ
	3:0	<b>Reserved</b>	
		Format:	MBZ

## Thread Restart Control Register

TDL_THR_RESTART - Thread Restart Control Register		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	WO	
Size (in bits):	32	
Address:	0E450h	
This register provides control to restart page faulted and halted threads in each subslice.		
DWord	Bit	Description
0	31:1	<b>Reserved</b>
	0	Format: MBZ
	0	<b>Restart All Faulted Threads</b>
		A write of 1 to this register restarts all threads that have halted due to page fault.

## TILECTL

TILECTL - TILECTL								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32								
Address: 101000h								
DWord	Bit	Description						
0	31:3	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	00000000h	Access:	RO	Reserved	
Default Value:	00000000h							
Access:	RO							
Reserved								
2	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved.</td></tr> </table>	Default Value:	0b	Access:	RO	Reserved.		
Default Value:	0b							
Access:	RO							
Reserved.								
1	<b>TLBPF</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Store multiple PTE enable            0: Only one Page Table Entry is stored in the Translation Lookaside Table Entry is stored in the Translation Lookaside Buffer cache for tiled cycles.            1: Multiple Page Table Entries are stored in the Translation Lookaside Buffer cache for tiled cycles.            If tileX, then 4 entries are stored. If tileY, then 8 entries are stored.</p>	Default Value:	0b	Access:	R/W			
Default Value:	0b							
Access:	R/W							
0	<b>SWZCTL</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Not used for CHV, BSW. This register location is updated via GFX Driver prior to enabling DRAM accesses.            The Driver needs to obtain the need for memory address swizzling via DRAM configuration registers and set the following bits.            x0b - No Address Swizzling            x1b - Address bit [6] needs to be swizzled for tiled surfaces</p>	Default Value:	0b	Access:	R/W			
Default Value:	0b							
Access:	R/W							

## TiledResources Invalid Tile Detection Register

<b>TRINVTILEDETCT - TiledResources Invalid Tile Detection Register</b>									
Register Space: MMIO: 0/2/0 Source: PRM Default Value: 0x00000000 Size (in bits): 32									
Address: 04DECh Name: TiledResources Invalid Tile Detection Register ShortName: TRINVTILEDETCT									
DWord	Bit	<b>Description</b>							
0	31:0	<b>Invalid Tile Detection Value</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;"><b>Value</b></th><th style="text-align: center;"><b>Name</b></th><th style="text-align: center;"><b>Description</b></th></tr> </thead> <tbody> <tr> <td style="text-align: center;">00000000h</td><td style="text-align: center;">[Default]</td><td>A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.</td></tr> </tbody> </table>	<b>Value</b>	<b>Name</b>	<b>Description</b>	00000000h	[Default]	A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.
<b>Value</b>	<b>Name</b>	<b>Description</b>							
00000000h	[Default]	A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.							

## Tiled Resources Translation Table Control Registers

TRTTE - Tiled Resources Translation Table Control Registers				
DWord	Bit	Description		
0	31:2	<b>Reserved</b>		
		Access:	RO	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		00000000000000000000000000000000b	[Default]	Reserved
	1	<b>TR-VA Translation Table Memory Location</b>		
		Default Value:	0b	
		Access:	R/W	
		This field specifies whether the translation tables for TR to VA are in virtual address space v/s physical (GPA) address space. 0: Tables are in Physical (GPA) space 1: Tables are in Virtual address space		
	0	<b>TR - TT Enable</b>		
		Default Value:	0b	
		Access:	R/W	
		TR translation tables are disabled as default. This field needs to be enabled via s/w to get TR translation active.		

## TiledResources VA Detection Registers

TRVADR - TiledResources VA Detection Registers								
DWord	Bit	Description						
0	31:8	<b>Reserved</b>						
		Default Value:	000000h					
		Access:	RO					
0	7:4	<b>TR - VA Mask Value</b>						
		Default Value:	0000b					
		Access:	R/W					
<p>4bit MASK value that is mapped to incoming address bits[47:44]  MASK bits are used to identify which address bits need to be considered for compare.  If particular mask bit is "1", mapping address bit needs to be compared to DATA value provided.  If "0", corresponding address bit is masked which makes it don't care for compare. (This field defaults to "0000" to disable detection.).  Note: The only usage model for GFX driver to set this field to "1111". Behaviour of h/w for any other setting is not defined.  Note: GFX driver shall use same TRVA MASK value for all contexts.</p>								
0	3:0	<b>TR- VA Data Value</b>						
		Access:	R/W					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>[Default]</td> <td>4bit Data value that is mapped to incoming address bits[47:44].  Data bits are used to compare address values that are not filtered by the TRVAMV for match  Note: GFX driver shall use same TRVA Data value for all contexts</td> </tr> </tbody> </table>	Value	Name	Description	0000b	[Default]	4bit Data value that is mapped to incoming address bits[47:44]. Data bits are used to compare address values that are not filtered by the TRVAMV for match Note: GFX driver shall use same TRVA Data value for all contexts
Value	Name	Description						
0000b	[Default]	4bit Data value that is mapped to incoming address bits[47:44]. Data bits are used to compare address values that are not filtered by the TRVAMV for match Note: GFX driver shall use same TRVA Data value for all contexts						

## Tiled Resources VA Translation Table L3 ptr - DW0

<b>TRVATTL3PTRDW0 - Tiled Resources VA Translation Table L3 ptr - DW0</b>								
Register Space:		MMIO: 0/2/0						
Source:		PRM						
Default Value:		0x00000000						
Size (in bits):		32						
Address:		04DE0h						
Name:		Tiled Resources VA Translation Table L3 ptr - DW0						
ShortName:		TRVATTL3PTRDW0						
DWord	Bit	Description						
0	31:12	<b>TR - VA transIn Table L3 Pointer (Lower Address)</b>						
		Access:	R/W					
	11:0	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>00000h</td><td>[Default]</td><td>Lower address bits for tiled resource VA to virtual address translation L3 table</td></tr> </tbody> </table>		Value	Name	Description	00000h	[Default]
Value	Name	Description						
00000h	[Default]	Lower address bits for tiled resource VA to virtual address translation L3 table						
	11:0	<b>Reserved</b>						
		Default Value:	000h					
		Access:	RO					
Reserved								

## Tiled Resources VA Translation Table L3 ptr - DW1

TRVATTL3PTRDW1 - Tiled Resources VA Translation Table L3 ptr - DW1										
DWord	Bit	Description								
0	31:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0000h</td><td>[Default]</td><td>Reserved</td></tr> </table>	Access:	RO	Value	Name	Description	0000h	[Default]	Reserved
Access:	RO									
Value	Name	Description								
0000h	[Default]	Reserved								
	15:0	<p><b>TR - VA transln Table L3 Pointer (Upper Address)</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Upper address bits for tiled resource VA to virtual address translation L3 table</p>	Default Value:	0000h	Access:	R/W				
Default Value:	0000h									
Access:	R/W									

## TLB\_RD\_ADDRESS Register

TLB_RD_ADDR - TLB_RD_ADDRESS Register					
DWord	Bit	Description			
0	31:12	<b>Reserved</b>			
		<table border="1"><tr><td>Default Value:</td><td>000000000000000000000000000000b</td></tr><tr><td>Access:</td><td>RO</td></tr></table>	Default Value:	000000000000000000000000000000b	Access:
Default Value:	000000000000000000000000000000b				
Access:	RO				
	11:0	<b>Reserved</b>			

## TLB\_RD\_DATA0 Register

TLB_RD_DATA0 - TLB_RD_DATA0 Register								
DWord	Bit	Description						
0	31:0	<b>TLB_READ_DATA0 Register</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td colspan="2" style="text-align: center; padding: 2px;">address [43:12]</td></tr> </table>	Default Value:	00000000h	Access:	RO	address [43:12]	
Default Value:	00000000h							
Access:	RO							
address [43:12]								

## TLB\_RD\_DATA1 Register

TLB_RD_DATA1 - TLB_RD_DATA1 Register												
DWord	Bit	Description										
0	31:0	<b>TLB_READ_DATA1 Register</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Bit[31:5] Reserved</td><td></td></tr> <tr> <td>Bit[4] Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle)</td><td></td></tr> <tr> <td>Bit[3:0] address [47:44]</td><td></td></tr> </table>	Default Value:	00000000h	Access:	RO	Bit[31:5] Reserved		Bit[4] Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle)		Bit[3:0] address [47:44]	
Default Value:	00000000h											
Access:	RO											
Bit[31:5] Reserved												
Bit[4] Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle)												
Bit[3:0] address [47:44]												

## Transcode Attack Status Register

TRANS_STAT - Transcode Attack Status Register				
DWord	Bit	Description		
0	31:1	<p><b>RSVD</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>RSVD</p>	Access:	RO
Access:	RO			
0	<p><b>GKEYS_STATUS</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Transcode Attack Status bit</p>	Access:	RO	
Access:	RO			
Transcode Attack Status Register				

## TRNULLDETCT

REG_TEMPLATE - TRNULLDETCT											
DWord	Bit	Description									
0	31:0	<b>Null Tile Detection Value</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> <tr> <td>00000000h</td> <td>[Default]</td> <td>A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Null Tiles. Hardware will flag each entry and space behind it as Null Tile for matched entries.</td> </tr> </table>	Access:	R/W	Value	Name	Description	00000000h	[Default]	A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Null Tiles. Hardware will flag each entry and space behind it as Null Tile for matched entries.	
Access:	R/W										
Value	Name	Description									
00000000h	[Default]	A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Null Tiles. Hardware will flag each entry and space behind it as Null Tile for matched entries.									

## Turbo Media Control

TMCTL - Turbo Media Control					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	PRM				
Default Value:	0x00000000				
Size (in bits):	32				
Address:	0A190h-0A193h				
DWord	Bit	Description			
0	31:9	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO				
8	<b>Bypass Media Idle Hysteresis Enable (aka Slice Shutdown)</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">1 - Bypass idle hysteresis requirements for making an RC wish. 0 - Honor idle hysteresis &lt;default&gt;</td></tr> </table>	Access:	R/W	1 - Bypass idle hysteresis requirements for making an RC wish. 0 - Honor idle hysteresis <default>	
Access:	R/W				
1 - Bypass idle hysteresis requirements for making an RC wish. 0 - Honor idle hysteresis <default>					
7:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO		
Access:	RO				
0	<b>Bypass Render Idle Hysteresis Enable (aka Slice Shutdown)</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">1 - Bypass idle hysteresis requirements for making an RC wish. 0 - Honor idle hysteresis &lt;default&gt;</td></tr> </table>	Access:	R/W	1 - Bypass idle hysteresis requirements for making an RC wish. 0 - Honor idle hysteresis <default>	
Access:	R/W				
1 - Bypass idle hysteresis requirements for making an RC wish. 0 - Honor idle hysteresis <default>					

## Unblock Message Act to Busy Detection Timer

<b>RCUBMABDTMR - Unblock Message Act to Busy Detection Timer</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0A0B0h-0A0B3h					
<p>When locked exit policy is chosen, the GT core can be woken up in parallel with the IA cores waking up so an MMIO write to GT core might not be coming, or may be later in coming. If after the time programmed in this register is met and graphics is still idle, then RC1(e)/RC6x is allowed to be entered.</p> <p>0 = 0 usec      1 = 1.28 usec      2 = 2.56 usec      3 = 3.84 usec      FF FFFF = 21.474 sec      pmcr_rc_sleep[23:0]</p>						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Reserved</td> <td></td> </tr> </table>	Access:	RO	Reserved	
Access:	RO					
Reserved						
23:0	<b>Unblock Message Ack to Busy Detection Timer</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>When locked exit policy is chosen, the GT core can be woken up in parallel with the IA cores waking up so an MMIO write to GT core might not be coming, or may be later in coming. If after the time programmed in this register is met and graphics is still idle, then RC1(e)/RC6x is allowed to be entered.          0 = 0 usec          1 = 1.28 usec          2 = 2.56 usec          3 = 3.84 usec          FF FFFF = 21.474 sec          pmcr_rc_sleep[23:0]</td> <td></td> </tr> </table>	Access:	R/W	When locked exit policy is chosen, the GT core can be woken up in parallel with the IA cores waking up so an MMIO write to GT core might not be coming, or may be later in coming. If after the time programmed in this register is met and graphics is still idle, then RC1(e)/RC6x is allowed to be entered. 0 = 0 usec 1 = 1.28 usec 2 = 2.56 usec 3 = 3.84 usec FF FFFF = 21.474 sec pmcr_rc_sleep[23:0]		
Access:	R/W					
When locked exit policy is chosen, the GT core can be woken up in parallel with the IA cores waking up so an MMIO write to GT core might not be coming, or may be later in coming. If after the time programmed in this register is met and graphics is still idle, then RC1(e)/RC6x is allowed to be entered. 0 = 0 usec 1 = 1.28 usec 2 = 2.56 usec 3 = 3.84 usec FF FFFF = 21.474 sec pmcr_rc_sleep[23:0]						

## Unit Level Clock Gating Control 1

UCGCTL1 - Unit Level Clock Gating Control 1				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x02800000 Size (in bits): 32				
Address: 09400h				
Unit Level Clock Gating Control Registers. Refer to the Programming notes mentioned near GT Interface Registers in PRM				
DWord	Bit	Description		
0	31	<b>Sarbunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> SARB unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	30	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W
Access:	R/W			
	29	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W
Access:	R/W			
	28	<b>ICunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> ICunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	27	<b>HIZunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> HIZunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	26	<b>GWunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> GWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			

## UCGCTL1 - Unit Level Clock Gating Control 1

		<b>GTlunit Clock Gating Disable</b>				
	25	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GTI Units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	24	<b>GSunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					
	23	<b>GPMunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GPMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	22	<b>GAMunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	21	<b>GACunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GACunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## UCGCTL1 - Unit Level Clock Gating Control 1

	20	<b>GABunit Clock Gating Disable</b>	
		Default Value:	0b
		Access:	R/W
		GABunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	19	<b>FTunit Clock Gating Disable</b>	
		Access:	R/W
		FTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	18	<b>FUnit Clock Gating Disable</b>	
		Access:	R/W
		FUnit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	17	<b>EU_FPUunit Clock Gating Disable</b>	
		Access:	R/W
		EU_FPUunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	16	<b>EU_TCunit Clock Gating Disable</b>	
		Access:	R/W
		EU_TCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	15	<b>EU_EMunit Clock Gating Disable</b>	
		Access:	R/W
		EU_EMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## UCGCTL1 - Unit Level Clock Gating Control 1

	<b>EU_GAunit Clock Gating Disable</b>	
14	Access: <span style="float: right;">R/W</span> EU_GAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
13	<b>EUunit Clock Gating Disable</b> Access: <span style="float: right;">R/W</span> EUunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
12	<b>SVLunit Clock Gating Disable</b> Access: <span style="float: right;">R/W</span> SVLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
11	<b>DTunit Clock Gating Disable</b> Access: <span style="float: right;">R/W</span> DTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
10	<b>DMunit Clock Gating Disable</b> Access: <span style="float: right;">R/W</span> DMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
9	<b>DGunit Clock Gating Disable</b> Access: <span style="float: right;">R/W</span> DGunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## UCGCTL1 - Unit Level Clock Gating Control 1

	8	<b>DAPunit Clock Gating Disable</b>	Access:	R/W
DAPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
7				
	7	<b>CSunit Clock Gating Disable</b>	Access:	R/W
CSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
6				
	6	<b>CLunit Clock Gating Disable</b>	Access:	R/W
CLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
5				
	5	<b>BLBunit Clock Gating Disable</b>	Access:	R/W
BLBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
4				
	4	<b>BFunit Clock Gating Disable</b>	Access:	R/W
BFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
3				
	3	<b>BDunit Clock Gating Disable</b>	Access:	R/W
BDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL1 - Unit Level Clock Gating Control 1

		<b>BCSunit Clock Gating Disable</b>
	2	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W BCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	1	<b>AVSunit Clock Gating Disable</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W AVSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	0	<b>SPARE RAM Clock Gating Disable</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W SPARE RAM Clock Gating Disable Control: '0' : RAM Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : RAM Clock Gating Disabled. (i.e., clocks are toggling, always)

## Unit Level Clock Gating Control 1

UCGCTL1 - Unit Level Clock Gating Control 1				
DWord	Bit	Description		
0	31	<b>Sarbunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SARB unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	30	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			
	29	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			
	28	<b>ICunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ICunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	27	<b>HIZunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HIZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	26	<b>GWunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GWunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			

## UCGCTL1 - Unit Level Clock Gating Control 1

	<b>GTIunit Clock Gating Disable</b>					
25	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GTI Units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	
Default Value:	1b					
Access:	R/W					
24	<b>GSunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W			
Access:	R/W					
23	<b>GPMunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GPMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
22	<b>GAMunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	
Default Value:	1b					
Access:	R/W					
21	<b>GACunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GACunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	
Default Value:	1b					
Access:	R/W					
20	<b>GABunit Clock Gating Disable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>1b</td></tr> </table>	Default Value:	1b			
Default Value:	1b					

## UCGCTL1 - Unit Level Clock Gating Control 1

		Access:	R/W	
		GABunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
19	<b>FTunit Clock Gating Disable</b>	Access:	R/W	
		FTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
18	<b>FLunit Clock Gating Disable</b>	Access:	R/W	
		FLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
17	<b>EU_FPUunit Clock Gating Disable</b>	Access:	R/W	
		EU_FPUunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
16	<b>EU_TCunit Clock Gating Disable</b>	Access:	R/W	
		EU_TCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
15	<b>EU_EMunit Clock Gating Disable</b>	Access:	R/W	
		EU_EMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## UCGCTL1 - Unit Level Clock Gating Control 1

	<b>EU_GAunit Clock Gating Disable</b>		
14	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>EU_GAunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>EUunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>SVUnit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>DTUnit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>DMUnit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>DGUnit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL1 - Unit Level Clock Gating Control 1

	8	<b>DAPunit Clock Gating Disable</b>	Access:	R/W
DAPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
7				
	7	<b>CSunit Clock Gating Disable</b>	Access:	R/W
CSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
6				
	6	<b>CLunit Clock Gating Disable</b>	Access:	R/W
CLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
5				
	5	<b>BLBunit Clock Gating Disable</b>	Access:	R/W
BLBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
4				
	4	<b>BFunit Clock Gating Disable</b>	Access:	R/W
BFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
3				
	3	<b>BDunit Clock Gating Disable</b>	Access:	R/W
BDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL1 - Unit Level Clock Gating Control 1

		<b>BCSunit Clock Gating Disable</b>
	2	Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W BCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	1	<b>AVSunit Clock Gating Disable</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W AVSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	0	<b>SPARE RAM Clock Gating Disable</b> Access: <span style="border: 1px solid black; padding: 2px;"> </span> R/W SPARE RAM Clock Gating Disable Control: '0' : RAM Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : RAM Clock Gating Disabled. (i.e., clocks are toggling, always)

## Unit Level Clock Gating Control 2

UCGCTL2 - Unit Level Clock Gating Control 2						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	09404h					
Unit Level Clock Gating Control Registers. Refer to the Programming notes mentioned near GT Interface Registers in PRM						
DWord	Bit	Description				
0	31	<b>VFunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">VFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td></tr> </table>	Access:	R/W	VFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
Access:	R/W					
VFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
30	<b>VDSunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">VDSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td></tr> </table>	Access:	R/W	VDSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
VDSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
29	<b>VDIunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">VDIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td></tr> </table>	Access:	R/W	VDIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
VDIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
28	<b>VCSunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> <tr> <td colspan="2">VCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td></tr> </table>	Access:	R/W	VCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
VCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						

## UCGCTL2 - Unit Level Clock Gating Control 2

	<b>27 DTOunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>DTOunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>26 VCPunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VCPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>25 VCDunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VCDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>24 URBMunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>URBMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>23 TSGunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>TSGunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>22 TDLunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>TDLunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL2 - Unit Level Clock Gating Control 2

	<b>TDSunit Clock Gating Disable</b>		
21	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TDSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SVSMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SVGunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SOunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Slunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL2 - Unit Level Clock Gating Control 2

	<b>15 SECunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>SECunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>14 SCunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>SCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>13 RCZunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>RCZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>12 RCPBunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>RCPBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>11 RCCunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>RCCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>10 QCunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>QCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL2 - Unit Level Clock Gating Control 2

	<b>PSDunit Clock Gating Disable</b>	Access:	R/W
PSDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>PLunit Clock Gating Disable</b>	Access:	R/W
PLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>MTunit Clock Gating Disable</b>	Access:	R/W
MTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>MPCunit Clock Gating Disable</b>	Access:	R/W
MPCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>TDGunitClock Gating Disable</b>	Access:	R/W
TDGunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>MSCunit Clock Gating Disable</b>	Access:	R/W
MSCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## UCGCTL2 - Unit Level Clock Gating Control 2

	<b>3 TEunit Clock Gating Disable</b>
	Access: <span style="float: right;">R/W</span> TEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	<b>2 TETGunit Clock Gating Disable</b>
	Access: <span style="float: right;">R/W</span> TETGunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	<b>1 MAunit Clock Gating Disable</b>
	Access: <span style="float: right;">R/W</span> MAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	<b>0 IZunit Clock Gating Disable</b>
	Access: <span style="float: right;">R/W</span> IZunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)

## Unit Level Clock Gating Control 2

UCGCTL2 - Unit Level Clock Gating Control 2						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	09404h					
Unit Level Clock Gating Control Registers.						
DWord	Bit	Description				
0	31	<b>VUnit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">VFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td></tr> </table>	Access:	R/W	VFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
Access:	R/W					
VFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
30	<b>VDSunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">VDSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td></tr> </table>	Access:	R/W	VDSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
VDSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
29	<b>VDlunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">VDlunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td></tr> </table>	Access:	R/W	VDlunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
VDlunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
28	<b>VCSunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">VCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td></tr> </table>	Access:	R/W	VCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
VCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						

## UCGCTL2 - Unit Level Clock Gating Control 2

	<b>27 DTOunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>DTOunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>26 VCPunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>VCPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>25 VCDunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>VCDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>24 URBMunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>URBMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>23 TSGunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>TSGunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>22 TDUnit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>TDUnit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL2 - Unit Level Clock Gating Control 2

	<b>TDSunit Clock Gating Disable</b>		
21	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>TDSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<b>SVSMunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>SVSMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<b>SVGunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>SVGunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<b>SQunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>SQunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<b>Slunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>Slunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<b>SFunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>SFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL2 - Unit Level Clock Gating Control 2

	<b>15 SECunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>SECunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>14 SCunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>SCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>13 RCZunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>RCZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>12 RCPBunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>RCPBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>11 RCCunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>RCCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>10 QCunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>QCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL2 - Unit Level Clock Gating Control 2

	9	<b>PSDunit Clock Gating Disable</b>	Access:	R/W
PSDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
8				
	8	<b>PLunit Clock Gating Disable</b>	Access:	R/W
PLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
7				
	7	<b>MTunit Clock Gating Disable</b>	Access:	R/W
MTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
6				
	6	<b>MPCunit Clock Gating Disable</b>	Access:	R/W
MPCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
5				
	5	<b>TDGunitClock Gating Disable</b>	Access:	R/W
TDGunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
4				
	4	<b>MSCunit Clock Gating Disable</b>	Access:	R/W
MSCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL2 - Unit Level Clock Gating Control 2

	3	<b>TUnit Clock Gating Disable</b>	
		Access:	R/W
		TEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	2	<b>TETGunit Clock Gating Disable</b>	
		Access:	R/W
		TETGunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	1	<b>MAunit Clock Gating Disable</b>	
		Access:	R/W
		MAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>IZunit Clock Gating Disable</b>	
		Access:	R/W
		IZunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## Unit Level Clock Gating Control 3

UCGCTL3 - Unit Level Clock Gating Control 3				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000 [CHV:B, CHV:C, CHV:K] 0x04000000 [CHV:A]			
Size (in bits):	32			
Address:	09408h			
Unit Level Clock Gating Control Registers. Refer to the Programming notes mentioned near GT Interface Registers in PRM				
DWord	Bit	Description		
0	31	<b>Flunits 2nd Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Flunits 2nd Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
30	<b>SVRRunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SVRRunits' Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
29	<b>VCRunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VCRunits' Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
28	<b>EDTunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>EDTunits' Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			

## UCGCTL3 - Unit Level Clock Gating Control 3

	<b>VClunit Clock Gating Disable</b>						
27	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VClunits' Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W				
Access:	R/W						
<b>HEVC DOP Gating Enable</b>							
<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>HEVCUNIT' Clock Gating Enable Control:            '0' : VIDPAR8/VIDPAR9 DOP gating is not affected by this bit (i.e., this bit does not affect functional DOP gating)            '1' : VIDPAR8/VIDPAR9 cmclk/cuclk DOP's are gated. (i.e., functional clocks aren't toggling, always)</p>		Default Value:	1b	Project:	CHV, BSW	Access:	R/W
Default Value:	1b						
Project:	CHV, BSW						
Access:	R/W						
26	<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>HEVCUNIT' Clock Gating Enable Control:            '0' : VIDPAR8/VIDPAR9 DOP gating is not affected by this bit (i.e., this bit does not affect functional DOP gating)            '1' : VIDPAR8/VIDPAR9 cmclk/cuclk DOP's are gated. (i.e., functional clocks aren't toggling, always)</p>	Default Value:	0b	Project:	CHV, BSW	Access:	R/W
Default Value:	0b						
Project:	CHV, BSW						
Access:	R/W						
25	<b>HSunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>HSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W				
Access:	R/W						
24	<b>SOLunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SOLunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W				
Access:	R/W						

## UCGCTL3 - Unit Level Clock Gating Control 3

	<b>QRCunit Clock Gating Disable</b>		
23	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>QRCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<b>MSPBISTunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MSPBISTunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
21	<b>BSPunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BSPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<b>Reserved</b>		
19	<b>SBEunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SBEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<b>BCunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<b>WMBE Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>WMBEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL3 - Unit Level Clock Gating Control 3

	<b>WMFEunit Clock Gating Disable</b>		
16	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>WMFEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
15	<b>VSCunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VSCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<b>Reserved</b>		
13	<b>USBunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>USBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<b>STCunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>STCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<b>VSunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<b>VOPunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VOPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL3 - Unit Level Clock Gating Control 3

	9	<b>VMXunit Clock Gating Disable</b>	Access:	R/W
VMXunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
8				
	8	<b>VMEunit Clock Gating Disable</b>	Access:	R/W
VMEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
7				
	7	<b>VMDunit Clock Gating Disable</b>	Access:	R/W
VMDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
6				
	6	<b>VMCunit Clock Gating Disable</b>	Access:	R/W
VMCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
5				
	5	<b>VLFunit Clock Gating Disable</b>	Access:	R/W
VLFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
4				
	4	<b>VITunit Clock Gating Disable</b>	Access:	R/W
VITunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL3 - Unit Level Clock Gating Control 3

	3	<b>VIPunit Clock Gating Disable</b>	
		Access:	R/W
		VIPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	2	<b>VINunit Clock Gating Disable</b>	
		Access:	R/W
		VINunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	1	<b>VFTunit Clock Gating Disable</b>	
		Access:	R/W
		VFTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>VFEunit Clock Gating Disable</b>	
		Access:	R/W
		VFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## Unit Level Clock Gating Control 3

UCGCTL3 - Unit Level Clock Gating Control 3				
DWord	Bit	Description		
0	31	<b>Flunits 2nd Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Flunits 2nd Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	30	<b>SVRRunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SVRUnits' Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	29	<b>VCRunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VCRunits' Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	28	<b>EDTunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>EDTunits' Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			

## UCGCTL3 - Unit Level Clock Gating Control 3

	<b>VClunit Clock Gating Disable</b>				
27	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>VClunits' Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
<b>2x Assign fub XOR Clock Gating Disable</b>					
26	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">1b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>2x Assign fub XOR Clock Gating Disable Control:            '0' : 2x Assign fub XOR Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : 2x Assign fub XOR Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
25	<b>HSunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>HSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
24	<b>SOLunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>SOLunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
23	<b>QRCunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>QRCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
22	<b>MSPBISTunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>MSPBISTunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				

## UCGCTL3 - Unit Level Clock Gating Control 3

	<b>BSPunit Clock Gating Disable</b>		
21	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BSPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<b>OACSunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>OACSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<b>SBEunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SBEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<b>BCunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>BCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<b>WMBE Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>WMBEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<b>WMFEunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>WMFEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL3 - Unit Level Clock Gating Control 3

	<b>VSCunit Clock Gating Disable</b>		
15	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>VSCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		
13	<b>USBunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>USBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<b>STCunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>STCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<b>VSunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>VSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<b>VOPunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>VOPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL3 - Unit Level Clock Gating Control 3

	9	<b>VMXunit Clock Gating Disable</b>	Access:	R/W
VMXunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
8				
	8	<b>VMEunit Clock Gating Disable</b>	Access:	R/W
VMEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
7				
	7	<b>VMDunit Clock Gating Disable</b>	Access:	R/W
VMDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
6				
	6	<b>VMCunit Clock Gating Disable</b>	Access:	R/W
VMCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
5				
	5	<b>VLFunit Clock Gating Disable</b>	Access:	R/W
VLFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
4				
	4	<b>VITunit Clock Gating Disable</b>	Access:	R/W
VITunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL3 - Unit Level Clock Gating Control 3

	3	<b>VIPunit Clock Gating Disable</b>	
		Access:	R/W
		VIPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	2	<b>VINunit Clock Gating Disable</b>	
		Access:	R/W
		VINunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	1	<b>VFTunit Clock Gating Disable</b>	
		Access:	R/W
		VFTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>VFEunit Clock Gating Disable</b>	
		Access:	R/W
		VFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## Unit Level Clock Gating Control 4

UCGCTL4 - Unit Level Clock Gating Control 4						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00F80003					
Size (in bits):	32					
Address:	0940Ch					
Unit Level Clock Gating Control Registers. Refer to the Programming notes mentioned near GT Interface Registers in PRM						
DWord	Bit	Description				
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved.</td> </tr> </table>	Access:	RO	Reserved.	
Access:	RO					
Reserved.						
29	<b>GAFSRRB unit Clock Gate Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">GAFSRRB units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td> </tr> </table>	Access:	R/W	GAFSRRB units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
GAFSRRB units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
28	<b>RAMDFT units Clock Gate Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">RAMDFT units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td> </tr> </table>	Access:	R/W	RAMDFT units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
RAMDFT units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
27	<b>TDCunit Clock Gate Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">TDCunit Clock Gating Disable Control : '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td> </tr> </table>	Access:	R/W	TDCunit Clock Gating Disable Control : '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
TDCunit Clock Gating Disable Control : '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
26	<b>L3 CBR 1x Clock Gate Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">L3 CBR units 1x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</td> </tr> </table>	Access:	R/W	L3 CBR units 1x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
Access:	R/W					
L3 CBR units 1x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						

## UCGCTL4 - Unit Level Clock Gating Control 4

	25	<b>L3 BANK 2x Clock Gate Disable</b>	Access:	R/W
L3 BANK units 2x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	24	<b>L3 BANK 1x Clock Gate Diable</b>	Access:	R/W
L3 BANK units 1x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	23	<b>MBGFunit Clock Gate Disable</b>	Default Value:	1b
MBGFunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	22	<b>MSQDunit 2x Clock Gate Disable</b>	Default Value:	1b
MSQD units cu2x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	21	<b>MSQDunit Clock Gate Disable</b>	Default Value:	1b
MSQD units 1x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	20	<b>MISDunits 2x Clock Gate Disable</b>	Default Value:	1b
MISDunits cu2x Clock Gating Disable Control:				

## UCGCTL4 - Unit Level Clock Gating Control 4

		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
19	<b>MISDunit Clock Gate Disable</b>	<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MISDunits 1x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
18	<b>GAFMunit Clock Gate Disable</b>	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAFMunit' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					
17	<b>GAPCunit Clock Gate Disable</b>	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAPCunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					
16	<b>GAPZunit Clock Gate Disable</b>	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAPZunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					
15	<b>GAPL3unit Clock Gate Disable</b>	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAPL3 units' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					

## UCGCTL4 - Unit Level Clock Gating Control 4

	14	<b>GAFSunit Clock Gate Disable</b>	Access:	R/W
GAFSunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
GAHSunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	12	<b>VISunit Clock Gate Disable</b>	Access:	R/W
VISunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	11	<b>VACunit Clock Gate Disable</b>	Access:	R/W
VACunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	10	<b>VAMunit Clock Gate Disable</b>	Access:	R/W
VAMunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	9	<b>VADuit Clock Gating Disable</b>	Access:	R/W
VADunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL4 - Unit Level Clock Gating Control 4

	8	<b>JPGunit Clock Gating Disable</b>	Access:	R/W
JPGunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
7				
	7	<b>VBPunits Clock Gating Disable</b>	Access:	R/W
VBPunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
6				
	6	<b>VHRunit Clock Gating Disable</b>	Access:	R/W
VHRunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
5				
	5	<b>VID4 VINunit Clock Gating Disable</b>	Access:	R/W
VID4 VINunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
4				
	4	<b>VID3 VINunit Clock Gating Disable</b>	Access:	R/W
VID3 VINunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
3				
	3	<b>VID2 VINunit Clock Gating Disable</b>	Access:	R/W
VID2 VINunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL4 - Unit Level Clock Gating Control 4

	2	<b>VID1 VINunit Clock Gating Disable</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table>	Access:	R/W		
Access:	R/W					
VID1 VINunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
	1:0	<b>MSQCunit Clock Gating Disable</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">11b</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					
MSQCunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						

## Unit Level Clock Gating Control 4

UCGCTL4 - Unit Level Clock Gating Control 4						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00F80003						
Size (in bits): 32						
Address: 0940Ch						
Unit Level Clock Gating Control Registers.						
DWord	Bit	Description				
0	31:30	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>rsvd</td> <td></td> </tr> </table>	Access:	RO	rsvd	
Access:	RO					
rsvd						
29	<p><b>GAFSRRB unit Clock Gate Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAFSRRB units Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W			
Access:	R/W					
28	<p><b>RAMDFT units Clock Gate Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RAMDFT units Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W			
Access:	R/W					
27	<p><b>L3 CBR 2x Clock Gate Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3 CBR units 2x Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W			
Access:	R/W					
26	<p><b>L3 CBR 1x Clock Gate Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3 CBR units 1x Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W			
Access:	R/W					

## UCGCTL4 - Unit Level Clock Gating Control 4

	25	<b>L3 BANK 2x Clock Gate Disable</b>	Access:	R/W
L3 BANK units 2x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	24	<b>L3 BANK 1x Clock Gate Diable</b>	Access:	R/W
L3 BANK units 1x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	23	<b>MBGFunit Clock Gate Disable</b>	Default Value:	1b
MBGFunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	22	<b>MSQDunit 2x Clock Gate Disable</b>	Default Value:	1b
MSQD units cu2x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	21	<b>MSQDunit Clock Gate Disable</b>	Default Value:	1b
MSQD units 1x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	20	<b>MISDunits 2x Clock Gate Disable</b>	Default Value:	1b
MISDunits cu2x Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL4 - Unit Level Clock Gating Control 4

	19	<b>MISDunit Clock Gate Disable</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>1b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MISDunits 1x Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					
	18	<b>GAFMunit Clock Gate Disable</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAFMunit' Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					
	17	<b>GAPCunit Clock Gate Disable</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAPCunits Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					
	16	<b>GAPZunit Clock Gate Disable</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAPZunits' Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					
	15	<b>GAPL3unit Clock Gate Disable</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAPL3 units' Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					
	14	<b>GAFSunit Clock Gate Disable</b>				
		<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GAFSunits' Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					

## UCGCTL4 - Unit Level Clock Gating Control 4

	13	<b>GAHSunit Clock Gate Disable</b>	Access:	R/W
GAHSunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	12	<b>VISunit Clock Gate Disable</b>	Access:	R/W
VISunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	11	<b>VACunit Clock Gate Disable</b>	Access:	R/W
VACunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	10	<b>VAMunit Clock Gate Disable</b>	Access:	R/W
VAMunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	9	<b>VADuit Clock Gating Disable</b>	Access:	R/W
VADunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	8	<b>JPGunit Clock Gating Disable</b>	Access:	R/W
JPGunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL4 - Unit Level Clock Gating Control 4

	<b>7 VBPunits Clock Gating Disable</b>	Access:	R/W
VBPunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>6 VHRunit Clock Gating Disable</b>	Access:	R/W
VHRunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>5 VID4 VINunit Clock Gating Disable</b>	Access:	R/W
VID4 VINunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>4 VID3 VINunit Clock Gating Disable</b>	Access:	R/W
VID3 VINunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>3 VID2 VINunit Clock Gating Disable</b>	Access:	R/W
VID2 VINunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	<b>2 VID1 VINunit Clock Gating Disable</b>	Access:	R/W
VID1 VINunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## UCGCTL4 - Unit Level Clock Gating Control 4

	1:0	<b>MSQCunit Clock Gating Disable</b>
		Default Value:
		Access:
MSQCunits' Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## Unit Level Clock Gating Control 5

UCGCTL5 - Unit Level Clock Gating Control 5				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	09418h			
DWord	Bit	Description		
0	31	<b>VCPunit clock gating disable bit</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WVCOP units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always).</p>	Access:	R/W
Access:	R/W			
30	<b>VMBunit clock gate disable bit</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMB units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
29	<b>VDMunit clock gate disable bit</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VDM units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
28	<b>L3BANK unit cclk gating disable bit</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3bank units cclk Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
27	<b>L3BANK cu2x clock gate disable bit</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3BANK units cu2x Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks</p>	Access:	R/W	
Access:	R/W			

## UCGCTL5 - Unit Level Clock Gating Control 5

	<b>LNIunit clock gate disable bit</b>		
26	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>LNI units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
25	<b>LNEUNIT clock gate disable bit</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>LNE units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
24	<b>VVPunit clock gate disable bit</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VVP units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
23	<b>WVFT unit clock gate disable bits</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>WVFT units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<b>WBPS unit clock gate disable bit</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>WBPS units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
21	<b>WVMX unit clock gate disable bit</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>WVMX units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL5 - Unit Level Clock Gating Control 5

	<b>WVIP unit clock gate disable bit</b>		
20	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WVIP unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WVIT units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WVIS units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RPM units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<b>Reserved</b>		
15	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VECS units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAHSV units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL5 - Unit Level Clock Gating Control 5

	<b>GAHSD unit clock gate disable</b>		
13	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAHSD units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<b>GAV unit's clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAV units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<b>RSunit's clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>RW units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<b>VFW units clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VFW units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<b>VCW unit's clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VCW units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
8	<b>VEO unit's clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VEO units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL5 - Unit Level Clock Gating Control 5

	<b>7 VDN unit's clock gate disable</b>		
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VDN units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>6 VTQunit's clock gate disable</b>		
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VTQunits Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>5 VPRunit's clock gate disable</b>		
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VPR units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>4 IMEunit's clock gate disable</b>		
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>IME units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>3 CREunit clock gate disable</b>		
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>CRE units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>2 GAPSL unit clock gate disable</b>		
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAPSL units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL5 - Unit Level Clock Gating Control 5

	1	<b>GAPSU Clock gate disable</b>	
		Access:	R/W
		GAPSU units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>SPMunit Clock gate disable</b>	
		Access:	R/W
		SPM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## Unit Level Clock Gating Control 5

UCGCTL5 - Unit Level Clock Gating Control 5				
DWord	Bit	Description		
0	31	<b>VCPunit clock gating disable bit</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>WVCOP units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always).</p>	Access:	R/W
Access:	R/W			
	30	<b>VMBunit clock gate disable bit</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VMB units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	29	<b>VDMunit clock gate disable bit</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>VDM units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	28	<b>L3BANK unit cclk gating disable bit</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3bank units cclk Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	27	<b>L3BANK cu2x clock gate disable bit</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>L3BANK units cu2x Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks</p>	Access:	R/W
Access:	R/W			

## UCGCTL5 - Unit Level Clock Gating Control 5

	<b>LNIunit clock gate disable bit</b>		
26	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>LNI units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
25	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>LNE units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
24	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>VVP units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
23	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>WVFT units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>WBPS units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
21	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>WVMX units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL5 - Unit Level Clock Gating Control 5

	<b>WVIP unit clock gate disable bit</b>		
20	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>WVIP unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>WVIT units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>WVIS units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>RPM units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>OASC units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
15	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: center;">R/W</td> </tr> </table> <p>VECS units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL5 - Unit Level Clock Gating Control 5

	<b>GAHSV unit clock gate disable</b>		
14	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAHSV units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<b>GAHSD unit clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAHSD units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<b>GAV unit's clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAV units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<b>RSunit's clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>RW units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<b>VFW units clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VFW units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<b>VCW unit's clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>VCW units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL5 - Unit Level Clock Gating Control 5

	<b>VEO unit's clock gate disable</b>		
8	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VEO units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
7	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VDN units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
6	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VTQunits Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
5	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VPRunits Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
4	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>IMEunits Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
3	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>CREunits Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL5 - Unit Level Clock Gating Control 5

	2	<b>GAPSL unit clock gate disable</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAPSL units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	1	<b>GAPSU Clock gate disable</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAPSU units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	0	<b>SPMunit Clock gate disable</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>SPM units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			

## Unit Level Clock Gating Control 6

UCGCTL6 - Unit Level Clock Gating Control 6			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32			
Address: 09430h			
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	30:28	<b>HDCunit clock gate disable</b>	Access: R/W
		HDC units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	27	<b>Reserved</b>	
	26	<b>GACVunit cclk gate disable</b>	Access: R/W
		GACV units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
25	25	<b>GACBunit clock gate disable</b>	Access: R/W
		GACB units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
24	24	<b>GAPSunit clock gate disable</b>	Access: R/W
		GAPS units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## UCGCTL6 - Unit Level Clock Gating Control 6

		<b>GAMTunit clock gate disable</b>		
	23	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GAMT units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	22	<b>Reserved</b>		
	21	<b>Reserved</b>		
	20	<b>Reserved</b>		
	19	<b>GACVunit clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GACV units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	18	<b>BDMunit clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>BDM units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	17	<b>GATSunit clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>GATS units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	16	<b>Reserved</b>		
	15	<b>STunit clock gate disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>ST units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			

## UCGCTL6 - Unit Level Clock Gating Control 6

	14	<b>SDEunit clock gate disable</b>	Access:	R/W	
		DE units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
		<b>Programming Notes</b>			
		Due to SDEUNIT bug HSD#1802092, this bit should be programmed to a 1 for CHV, BSW			
	13	<b>VIN(VID6) unit clock gate disable</b>	Access:	R/W	
		VIN(VID6) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	12	<b>VIN(VID5) unit clock gate disable</b>	Access:	R/W	
		VIN(VID5) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	11	<b>WVOPunit clock gate disable</b>	Access:	R/W	
		WVOP units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	10	<b>WUSB unit clock gate disable</b>	Access:	R/W	
		WUSB units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	9	<b>WSECunit clock gate disable</b>	Access:	R/W	
		WSEC units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## UCGCTL6 - Unit Level Clock Gating Control 6

	8	<b>WRSunit clkok gate disable</b>	Access:	R/W
WRS units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	7	<b>WQRCunit clock gate disable</b>	Access:	R/W
WQRC units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	6	<b>WMPC unit level clock gate disable</b>	Access:	R/W
WMPC units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	5	<b>WINunit Clock gate disable</b>	Access:	R/W
WIN units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	4	<b>WIME unit clock gate disable</b>	Access:	R/W
WIME units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	3	<b>WHME unit clock gate disable</b>	Access:	R/W
WHME units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL6 - Unit Level Clock Gating Control 6

	2	<b>WAVMunit Clock Gate Disable</b>	Access:	R/W
WAVM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
1				
	1	<b>VSHMunit clock gate disable</b>	Access:	R/W
VSHM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
0				
	0	<b>VSLunit Clock gating disable</b>	Access:	R/W
VSL units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## Unit Level Clock Gating Control 6

UCGCTL6 - Unit Level Clock Gating Control 6				
Register Space: MMIO: 0/2/0				
Project: CHV, BSW				
Source: PRM				
Default Value: 0x00000000				
Size (in bits): 32				
Address: 09430h				
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31	<p><b>SPARE 3 clock gate disable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SPARE 3 unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
30:28	<p><b>HDCunit clock gate disable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>HDC units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
27	<p><b>MUCunit clock gate disable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>MUC units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
26	<p><b>GACVunit cuclk gate disable</b></p> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>GACV units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			

## UCGCTL6 - Unit Level Clock Gating Control 6

	<b>25</b>	<b>GACBunit clock gate disable</b>	Access:	R/W
GACB units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	<b>24</b>	<b>GAPSunit clock gate disable</b>	Access:	R/W
GAPS units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	<b>23</b>	<b>GAMTunit clock gate disable</b>	Access:	R/W
GAMT units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	<b>22</b>	<b>Reserved</b>	Access:	R/W
GUC units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	<b>21</b>	<b>OASCREP</b>	Access:	R/W
OASCREP units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	<b>20</b>	<b>OAADDRunit clock gate disable bit</b>	Access:	R/W
OAADDR units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL6 - Unit Level Clock Gating Control 6

	19	<b>GACVunit clock gate disable</b>	Access:	R/W
GACV units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
BDMunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	17	<b>GATSunit clock gate disable</b>	Access:	R/W
GATS units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	16	<b>OATREPunit clock gate disable</b>	Access:	R/W
OATREP units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	15	<b>STunit clock gate disable</b>	Access:	R/W
ST units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	14	<b>DEunit clock gate disable</b>	Access:	R/W
DE units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL6 - Unit Level Clock Gating Control 6

	13	<b>VIN(VID6) unit clock gate disable</b>	Access:	R/W
VIN(VID6) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
12 <b>VIN(VID5) unit clock gate disable</b>				
	12	Access:	R/W	
VIN(VID5) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
11 <b>WVOPunit clock gate disable</b>				
	11	Access:	R/W	
WVOP units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
10 <b>WUSB unit clock gate disable</b>				
	10	Access:	R/W	
WUSB units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
9 <b>WSECunit clock gate disable</b>				
	9	Access:	R/W	
WSEC units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
8 <b>WRSunit clkok gate disable</b>				
	8	Access:	R/W	
WRS units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL6 - Unit Level Clock Gating Control 6

	<b>7 WQRCunit clock gate disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>WQRC units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>6 WMPC unit level clock gate disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>WMPC units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>5 WINunit Clock gate disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>WIN units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>4 WIME unit clock gate disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>WIME units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>3 WHME unit clock gate disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>WHME units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>2 WAVMunit Clock Gate Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>WAVM units Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL6 - Unit Level Clock Gating Control 6

	1	<b>VSHMunit clock gate disable</b>	
		Access:	R/W
	0	<b>VSLunit Clock gating disable</b>	
		Access:	R/W

VSHM units Clock Gating Disable Control:  
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)

VSL units Clock Gating Disable Control:  
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)

## Unit Level Clock Gating Control 7

UCGCTL7 - Unit Level Clock Gating Control 7			
DWord	Bit	Description	
0	31:18	<b>RSVD</b>	
	17	<b>cp_cg3ddis_huc</b> Access: <table border="1"><tr><td>R/W</td></tr></table> HUC unit Clock Gating Disable (cp_cg3ddis_huc ) HUC unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	R/W
R/W			
	16	<b>cp_cg3ddis_hwm</b> Access: <table border="1"><tr><td>R/W</td></tr></table> HWM unit Clock Gating Disable (cp_cg3ddis_hwm ) HWM unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	R/W
R/W			
	15	<b>cp_cg3ddis_hed</b> Access: <table border="1"><tr><td>R/W</td></tr></table> HED unit Clock Gating Disable (cp_cg3ddis_hed ) HED unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	R/W
R/W			
	14	<b>cp_cg3ddis_hpp</b> Access: <table border="1"><tr><td>R/W</td></tr></table> HPP unit Clock Gating Disable (cp_cg3ddis_hpp ) HPP unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	R/W
R/W			

## UCGCTL7 - Unit Level Clock Gating Control 7

	13	<b>cp_cg3ddis_hpr</b>	Access:	R/W
HPR unit Clock Gating Disable (cp_cg3ddis_hpr ) HPR unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	12	<b>cp_cg3ddis_hmc</b>	Access:	R/W
HMC unit Clock Gating Disable (cp_cg3ddis_hmc ) HMC unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	11	<b>cp_cg3ddis_hlf</b>	Access:	R/W
HLF unit Clock Gating Disable (cp_cg3ddis_hlf ) HLF unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	10	<b>cp_cg3ddis_hmx</b>	Access:	R/W
HMX unit Clock Gating Disable (cp_cg3ddis_hmx ) HMX unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	9	<b>cp_cg3ddis_vmm</b>	Access:	R/W
VMM unit Clock Gating Disable (cp_cg3ddis_vmm ) VMM unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	8	<b>cp_cg3ddis_mpd</b>	Access:	R/W
MPD unit Clock Gating Disable (cp_cg3ddis_mpd ) MPD unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL7 - Unit Level Clock Gating Control 7

	7	<b>cp_cg3ddis_mbd</b>	Access:	R/W
MBD unit Clock Gating Disable (cp_cg3ddis_mbd )				
MBD unit Clock Gating Disable Control				
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)				
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	6	<b>cp_cg3ddis_mlf</b>	Access:	R/W
MLF unit Clock Gating Disable (cp_cg3ddis_mlf )				
MLF unit Clock Gating Disable Control				
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)				
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	5	<b>cp_cg3ddis_mmc</b>	Access:	R/W
MMC unit Clock Gating Disable (cp_cg3ddis_mmc)				
MMC unit Clock Gating Disable Control				
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)				
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	4	<b>cp_cg3ddis_mmx</b>	Access:	R/W
MMX unit Clock Gating Disable (cp_cg3ddis_mmx)				
MMX unit Clock Gating Disable Control				
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)				
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	3	<b>cp_cg3ddisvbsp</b>	Access:	R/W
VBSP unit Clock Gating Disable (cp_cg3ddisvbsp)				
VBSP unit Clock Gating Disable Control				
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)				
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
	2	<b>cp_cg3ddisvmpc</b>	Access:	R/W
VMPC unit Clock Gating Disable (cp_cg3ddisvmpc )				
VMPC unit Clock Gating Disable Control				
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)				
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				

## UCGCTL7 - Unit Level Clock Gating Control 7

	1	<b>cp_cg3ddisvsec</b>
		Access: <span style="float: right;">R/W</span> VSEC unit Clock Gating Disable (cp_cg3ddisvsec ) VSEC unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	0	<b>cp_cg3ddisjusb</b>
		Access: <span style="float: right;">R/W</span> JUSB unit Clock Gating Disable (cp_cg3ddisjusb ) JUSB unit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)

## Unit Level Clock Gating Control 7

UCGCTL7 - Unit Level Clock Gating Control 7				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	PRM			
Default Value:	0x00000000			
Size (in bits):	32			
Address:	09434h			
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31	<p><b>wrcunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>wrcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
30	<p><b>mmcdunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>mmcdunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
29	<p><b>bfceunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>bfceunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			
28	<p><b>ecpunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ecpunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	
Access:	R/W			

## UCGCTL7 - Unit Level Clock Gating Control 7

	<b>27 vdlunit1 Clock Gating Disable</b>		
	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>vdlunit1 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>26 vhmeunit Clock Gating Disable</b>		
	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>vhmeunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>25 vimeunit Clock Gating Disable</b>		
	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>vimeunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>24 vcreunit Clock Gating Disable</b>		
	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>vcreunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>23 vdxunit Clock Gating Disable</b>		
	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>vdxunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>22 mdcunit Clock Gating Disable</b>		
	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mdcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL7 - Unit Level Clock Gating Control 7

	<b>hpounit Clock Gating Disable</b>		
21	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>hpounit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>hrsunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>funit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>funit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>hleunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">R/W</td> </tr> </table> <p>hlcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL7 - Unit Level Clock Gating Control 7

	<b>hhunit Clock Gating Disable</b>		
15	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>hhunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<b>mlfunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mlfunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<b>mmcunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mmcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<b>mbdunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mbdunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<b>mpdunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mpdunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<b>mmxunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mmxunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL7 - Unit Level Clock Gating Control 7

	<b>9 hedunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hedunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>8 hlfunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hlfunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>7 hmcunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hmcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>6 hmxunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hmxunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>5 hppunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hppunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>4 hprunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hprunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL7 - Unit Level Clock Gating Control 7

	3	<b>hucunit Clock Gating Disable</b>	
		Access:	R/W
		hucunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	2	<b>hwmunit Clock Gating Disable</b>	
		Access:	R/W
		hwmunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	1	<b>vmpcunit Clock Gating Disable</b>	
		Access:	R/W
		vmpcunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>vsecunit Clock Gating Disable</b>	
		Access:	R/W
		vsecunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## Unit Level Clock Gating Control 8

UCGCTL8 - Unit Level Clock Gating Control 8				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 09438h				
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31	<b>jusbunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> jusbunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
30	<b>sfiunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> sfiunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W	
Access:	R/W			
29	<b>sfeunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> sfeunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W	
Access:	R/W			
28	<b>sfaunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> sfaunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W	
Access:	R/W			

## UCGCTL8 - Unit Level Clock Gating Control 8

	<b>sfunit Clock Gating Disable</b>		
27	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>sfunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
26	<b>sfxunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>sfxunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
25	<b>sfmunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>sfmunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
24	<b>vmmunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>vmmunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
23	<b>vrunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>vrunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<b>ccunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>ccunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL8 - Unit Level Clock Gating Control 8

	<b>gassunit Clock Gating Disable</b>		
21	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>gassunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<b>gamdunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>gamdunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<b>vdllunit1 Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>vdllunit1 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<b>vhmeunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>vhmeunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<b>vcreunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>vcreunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<b>hleunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hleunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL8 - Unit Level Clock Gating Control 8

	<b>mbdunit Clock Gating Disable</b>		
15	<table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mbdunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<b>mmxunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mmxunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<b>mpdunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>mpdunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<b>hedunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>hedunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<b>hlfunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>hlfunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<b>hmcunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>hmcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL8 - Unit Level Clock Gating Control 8

	<b>9 hmxunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hmxunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>8 hppunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hppunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>7 hprunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hprunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>6 hucunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hucunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>5 hwmunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>hwmunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
	<b>4 mdcunit Clock Gating Disable</b>		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">R/W</td></tr> </table> <p>mdcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		

## UCGCTL8 - Unit Level Clock Gating Control 8

	3	<b>vmpcunit Clock Gating Disable</b>	
		Access:	R/W
		vmpcunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	2	<b>sfmunit Clock Gating Disable ebb</b>	
		Access:	R/W
		sfmunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	1	<b>sfaunit Clock Gating Disable ebb</b>	
		Access:	R/W
		sfaunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>sfeunit Clock Gating Disable ebb</b>	
		Access:	R/W
		sfeunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## Unit Level Clock Gating Control 9

UCGCTL9 - Unit Level Clock Gating Control 9				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32				
Address: 0943Ch				
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31:4	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
Access:	RO			
	3	<b>vbspunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> vbspunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	2	<b>vmmunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> vmmunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	1	<b>AVSunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> AVSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	0	<b>daprssunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> daprssunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			

## URB Context Offset

<b>URB_CXT_OFFSET - URB Context Offset</b>		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00009AC0 Access: Read/32 bit Write Only Size (in bits): 32		
Address: 021B8h		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:6	<b>URB Offset</b> <div style="border: 1px solid black; padding: 2px;">           Default Value: 26Bh         </div> <p>This field indicates the offset (64bytes granular) in to the logical rendering context to which URB contents are save/restored when enabled. This field register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle) and RC6 is disabled. One way to program this register is via Load Register Immediate command in the ring buffer as part of initialization sequence.</p>
	5:0	<b>Reserved</b> <div style="border: 1px solid black; padding: 2px;">           Format: MBZ         </div>

## Valid Bit Vector 0 for CVS

<b>CVSTLB_VLD_0 - Valid Bit Vector 0 for CVS</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04C00h					
This register contains the valid bits for entries 0-31 of CVSTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 0 for CVS</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 0 for L3

<b>L3TLB_VLD_0 - Valid Bit Vector 0 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D00h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 0 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 0 for MFX

<b>MFXTLB_VLD_0 - Valid Bit Vector 0 for MFX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BA0h					
This register contains the valid bits for entries 0-31 of MFXTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 0 for MFX</b> <table border="1"><tr><td>Default Value:</td><td>0000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 0 for MFX SL1

<b>MFXTLB_VLD_SL1_0 - Valid Bit Vector 0 for MFX SL1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	04BC0h							
This register contains the valid bits for entries 0-31 of MFX SL1 TLB.								
DWord	Bit	Description						
0	31:0	<p><b>Valid Bit Vector 0 for MFX SL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Valid Bits per Entry.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Valid Bits per Entry.	
Default Value:	00000000h							
Access:	RO							
Valid Bits per Entry.								

## Valid Bit Vector 0 for MTTLB

<b>MTTLB_VLD0 - Valid Bit Vector 0 for MTTLB</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04780h-04783h	
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 0 for MTVICTLB

<b>VICTLB_VLD0 - Valid Bit Vector 0 for MTVICTLB</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04788h-0478Bh	
This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 0 for RCC

<b>RCCTLB_VLD_0 - Valid Bit Vector 0 for RCC</b>								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32								
Address: 04DA0h								
This register contains the valid bits for entries 0-31 of RCCTLB.								
DWord	Bit	Description						
0	31:0	<b>Valid Bit Vector 0 for RCC</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td><td style="width: 50%;">0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Valid Bits per Entry.</td></tr> </table>	Default Value:	0000000h	Access:	RO	Valid Bits per Entry.	
Default Value:	0000000h							
Access:	RO							
Valid Bits per Entry.								

## Valid Bit Vector 0 for RCCLTB

RCCLTB_VLD0 - Valid Bit Vector 0 for RCCLTB		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04790h-04793h	
This register contains the valid bits for entries 0-31 of RCCLTB (Render Cache for Color TLB).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 0 for RCZTLB

<b>RCZTLB_VLD0 - Valid Bit Vector 0 for RCZTLB</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04798h-0479Bh	
This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 0 for TLBPEND registers

<b>TLBPEND_VLD0 - Valid Bit Vector 0 for TLBPEND registers</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04700h-04703h	
This register contains the valid bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 0 for VEBX

<b>VEBXTLB_VLD_0 - Valid Bit Vector 0 for VEBX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B20h					
This register contains the valid bits for entries 0-31 of VEBXTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 0 for VEBX</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 0 for WIDI

<b>BWDTLB_VLD_0 - Valid Bit Vector 0 for WIDI</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04DC0h					
This register contains the valid bits for entries 0-31 of BWDTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 0 for WIDI</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 0 for Z

<b>ZTLB_VLD_0 - Valid Bit Vector 0 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B34h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 0 for Z</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 1 for CVS

CVSTLB_VLD_1 - Valid Bit Vector 1 for CVS						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04C04h					
This register contains the valid bits for entries 0-31 of CVSTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 1 for CVS</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 1 for L3

<b>L3TLB_VLD_1 - Valid Bit Vector 1 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D04h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 1 for L3</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 1 for MFX

<b>MFXTLB_VLD_1 - Valid Bit Vector 1 for MFX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BA4h					
This register contains the valid bits for entries 0-31 of MFXTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 1 for MFX</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 1 for MFX SL1

<b>MFXTLB_VLD_SL1_1 - Valid Bit Vector 1 for MFX SL1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	04BC4h							
This register contains the valid bits for entries 0-31 of MFX SL1 TLB.								
DWord	Bit	Description						
0	31:0	<p><b>Valid Bit Vector 1 for MFX SL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Valid Bits per Entry.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Valid Bits per Entry.	
Default Value:	00000000h							
Access:	RO							
Valid Bits per Entry.								

## Valid Bit Vector 1 for MTTLB

<b>MTTLB_VLD1 - Valid Bit Vector 1 for MTTLB</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04784h-04787h	
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLBVertex Fetch, Instruction Cache, and Command Streamer TLB).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 1 for MTVICTLB

<b>MTVICTLB_VLD1 - Valid Bit Vector 1 for MTVICTLB</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	0478Ch-0478Fh	
This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 1 for RCC

RCCTLB_VLD_1 - Valid Bit Vector 1 for RCC						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 1 for RCC</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 1 for RCCTLB

RCCTLB_VLD1 - Valid Bit Vector 1 for RCCTLB		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04794h-04797h	
This register is reserved for future RCC TLB extension.		
DWord	Bit	Description
0	31:0	<b>Reserved</b> Format: MBZ

## Valid Bit Vector 1 for RCZTLB

RCZTLB_VLD1 - Valid Bit Vector 1 for RCZTLB		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	0479Ch-0479Fh	
This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 1 for TLBPEND registers

<b>TLBPEND_VLD1 - Valid Bit Vector 1 for TLBPEND registers</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04704h-04707h	
This register contains the valid bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>

## Valid Bit Vector 1 for VEBX

<b>VEBXTLB_VLD_1 - Valid Bit Vector 1 for VEBX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B24h					
This register contains the valid bits for entries 0-31 of VEBXTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 1 for VEBX</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 1 for WIDI

<b>BWDTLB_VLD_1 - Valid Bit Vector 1 for WIDI</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04DC4h						
This register contains the valid bits for entries 0-31 of BWDTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 1 for WIDI</b> <table border="1" style="margin-left: 20px;"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Valid Bits per Entry.	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 1 for Z

ZTLB_VLD_1 - Valid Bit Vector 1 for Z						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 1 for Z</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 2 for CVS

<b>CVSTLB_VLD_2 - Valid Bit Vector 2 for CVS</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04C08h					
This register contains the valid bits for entries 0-31 of CVSTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 2 for CVS</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 2 for GAB

<b>BWDTLB_VLD_3 - Valid Bit Vector 2 for GAB</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04DCCh					
This register contains the valid bits for entries 0-31 of BWDTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 3 for GAB</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 2 for L3

<b>L3TLB_VLD_2 - Valid Bit Vector 2 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D08h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 2 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 2 for MFX

<b>MFXTLB_VLD_2 - Valid Bit Vector 2 for MFX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BA8h					
This register contains the valid bits for entries 0-31 of MFXTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 2 for MFX</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 2 for MFX SL1

<b>MFXTLB_VLD_SL1_2 - Valid Bit Vector 2 for MFX SL1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	04BC8h							
This register contains the valid bits for entries 0-31 of MFX SL1 TLB.								
DWord	Bit	Description						
0	31:0	<p><b>Valid Bit Vector 2 for MFX SL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Valid Bits per Entry.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Valid Bits per Entry.	
Default Value:	00000000h							
Access:	RO							
Valid Bits per Entry.								

## Valid Bit Vector 2 for RCC

<b>RCCTLB_VLD_2 - Valid Bit Vector 2 for RCC</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04DA8h					
This register contains the valid bits for entries 0-31 of RCCTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 2 for RCC</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 2 for Z

<b>ZTLB_VLD_2 - Valid Bit Vector 2 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B3Ch					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 2 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 3 for CVS

<b>CVSTLB_VLD_3 - Valid Bit Vector 3 for CVS</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04C0Ch					
This register contains the valid bits for entries 0-31 of CVSTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 3 for CVS</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 3 for L3

<b>L3TLB_VLD_3 - Valid Bit Vector 3 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D0Ch					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 3 for L3</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 3 for MFX

<b>MFXTLB_VLD_3 - Valid Bit Vector 3 for MFX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BACCh					
This register contains the valid bits for entries 0-31 of MFXTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 3 for MFX</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 3 for MFX SL1

<b>MFXTLB_VLD_SL1_3 - Valid Bit Vector 3 for MFX SL1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	04BCCh							
This register contains the valid bits for entries 0-31 of MFX SL1 TLB.								
DWord	Bit	Description						
0	31:0	<p><b>Valid Bit Vector 3 for MFX SL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Valid Bits per Entry.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Valid Bits per Entry.	
Default Value:	00000000h							
Access:	RO							
Valid Bits per Entry.								

## Valid Bit Vector 3 for RCC

RCCTLB_VLD_3 - Valid Bit Vector 3 for RCC						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 3 for RCC</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 3 for Z

<b>ZTLB_VLD_3 - Valid Bit Vector 3 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B40h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 3 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 4 for L3

<b>L3TLB_VLD_4 - Valid Bit Vector 4 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D10h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 4 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 4 for MFX

<b>MFXTLB_VLD_4 - Valid Bit Vector 4 for MFX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BB0h					
This register contains the valid bits for entries 0-31 of MFXTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 4 for MFX</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 4 for MFX SL1

<b>MFXTLB_VLD_SL1_4 - Valid Bit Vector 4 for MFX SL1</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BD0h					
This register contains the valid bits for entries 0-31 of MFX SL1 TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 4 for MFX SL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 4 for RCC

<b>RCCTLB_VLD_4 - Valid Bit Vector 4 for RCC</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04DB0h					
This register contains the valid bits for entries 0-31 of RCCTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 4 for RCC</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 4 for Z

ZTLB_VLD_4 - Valid Bit Vector 4 for Z						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B44h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 4 for Z</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 5 for L3

<b>L3TLB_VLD_5 - Valid Bit Vector 5 for L3</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04D14h						
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 5 for L3</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> </table> <p style="margin-top: 2px;">Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 5 for MFX

<b>MFXTLB_VLD_5 - Valid Bit Vector 5 for MFX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BB4h					
This register contains the valid bits for entries 0-31 of MFXTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 5 for MFX</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 5 for MFX SL1

<b>MFXTLB_VLD_SL1_5 - Valid Bit Vector 5 for MFX SL1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	04BD4h							
This register contains the valid bits for entries 0-31 of MFX SL1 TLB.								
DWord	Bit	Description						
0	31:0	<p><b>Valid Bit Vector 5 for MFX SL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Valid Bits per Entry.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Valid Bits per Entry.	
Default Value:	00000000h							
Access:	RO							
Valid Bits per Entry.								

## Valid Bit Vector 5 for RCC

RCCTLB_VLD_5 - Valid Bit Vector 5 for RCC						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04DB4h					
This register contains the valid bits for entries 0-31 of RCCTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 5 for RCC</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 5 for Z

<b>ZTLB_VLD_5 - Valid Bit Vector 5 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B48h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 5 for Z</b> <table border="1"><tr><td>Default Value:</td><td>0000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 6 for L3

<b>L3TLB_VLD_6 - Valid Bit Vector 6 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D18h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 6 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 6 for MFX

<b>MFXTLB_VLD_6 - Valid Bit Vector 6 for MFX</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04BB8h						
This register contains the valid bits for entries 0-31 of MFXTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 6 for MFX</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">0000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> </table> <p style="margin-top: 2px;">Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 6 for MFX SL1

<b>MFXTLB_VLD_SL1_6 - Valid Bit Vector 6 for MFX SL1</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BD8h					
This register contains the valid bits for entries 0-31 of MFX SL1 TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 6 for MFX SL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 6 for RCC

<b>RCCTLB_VLD_6 - Valid Bit Vector 6 for RCC</b>						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04DB8h						
This register contains the valid bits for entries 0-31 of RCCTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 6 for RCC</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px; text-align: right;">0000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> </table> <p style="margin-top: 2px;">Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 6 for Z

<b>ZTLB_VLD_6 - Valid Bit Vector 6 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B4Ch					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 6 for Z</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 7 for L3

<b>L3TLB_VLD_7 - Valid Bit Vector 7 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D1Ch					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 7 for L3</b> <table border="1"><tr><td>Default Value:</td><td>0000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 7 for MFX

<b>MFXTLB_VLD_7 - Valid Bit Vector 7 for MFX</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04BBCh					
This register contains the valid bits for entries 0-31 of MFXTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 7 for MFX</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 7 for MFX SL1

<b>MFXTLB_VLD_SL1_7 - Valid Bit Vector 7 for MFX SL1</b>								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	PRM							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	04BDCh							
This register contains the valid bits for entries 0-31 of MFX SL1 TLB.								
DWord	Bit	Description						
0	31:0	<p><b>Valid Bit Vector 7 for MFX SL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Valid Bits per Entry.</td></tr> </table>	Default Value:	00000000h	Access:	RO	Valid Bits per Entry.	
Default Value:	00000000h							
Access:	RO							
Valid Bits per Entry.								

## Valid Bit Vector 7 for RCC

RCCTLB_VLD_7 - Valid Bit Vector 7 for RCC						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04DBCh					
This register contains the valid bits for entries 0-31 of RCCTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 7 for RCC</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 7 for Z

<b>ZTLB_VLD_7 - Valid Bit Vector 7 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B50h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 7 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 8 for L3

<b>L3TLB_VLD_8 - Valid Bit Vector 8 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D20h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 8 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 8 for Z

<b>ZTLB_VLD_8 - Valid Bit Vector 8 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B54h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 8 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 9 for L3

<b>L3TLB_VLD_9 - Valid Bit Vector 9 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D24h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 9 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 9 for Z

<b>ZTLB_VLD_9 - Valid Bit Vector 9 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B58h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 9 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 10 for L3

L3TLB_VLD_10 - Valid Bit Vector 10 for L3						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04D28h						
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 10 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 10 for Z

<b>ZTLB_VLD_10 - Valid Bit Vector 10 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B5Ch					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 10 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 11 for L3

L3TLB_VLD_11 - Valid Bit Vector 11 for L3						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D2Ch					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 11 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector 11 for Z

<b>ZTLB_VLD_11 - Valid Bit Vector 11 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B60h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 11 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 12 for L3

L3TLB_VLD_12 - Valid Bit Vector 12 for L3						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04D30h						
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 12 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 12 for Z

<b>ZTLB_VLD_12 - Valid Bit Vector 12 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B64h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 12 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 13 for L3

<b>L3TLB_VLD_13 - Valid Bit Vector 13 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D34h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 13 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 13 for Z

<b>ZTLB_VLD_13 - Valid Bit Vector 13 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B68h					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 13 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 14 for L3

L3TLB_VLD_14 - Valid Bit Vector 14 for L3						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 14 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 14 for Z

<b>ZTLB_VLD_14 - Valid Bit Vector 14 for Z</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B6Ch					
This register contains the valid bits for entries 0-31 of ZTLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 14 for Z</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 15 for L3

<b>L3TLB_VLD_15 - Valid Bit Vector 15 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D3Ch					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 15 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 15 for Z

<b>ZTLB_VLD_15 - Valid Bit Vector 15 for Z</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	04B70h	
This register contains the valid bits for entries 0-31 of ZTLB.		
DWord	Bit	Description
0	31:0	<b>Valid Bit Vector 15 for Z</b> Default Value: 00000000h Access: RO Valid Bits per Entry.

## Valid Bit Vector 16 for L3

L3TLB_VLD_16 - Valid Bit Vector 16 for L3						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D40h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 16 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 17 for L3

<b>L3TLB_VLD_17 - Valid Bit Vector 17 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D44h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 17 for L3</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 18 for L3

L3TLB_VLD_18 - Valid Bit Vector 18 for L3						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D48h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 18 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 19 for L3

<b>L3TLB_VLD_19 - Valid Bit Vector 19 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D4Ch					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 19 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 20 for L3

<b>L3TLB_VLD_20 - Valid Bit Vector 20 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D50h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 20 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 21 for L3

<b>L3TLB_VLD_21 - Valid Bit Vector 21 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D54h					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<b>Valid Bit Vector 21 for L3</b> <table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 22 for L3

L3TLB_VLD_22 - Valid Bit Vector 22 for L3						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04D58h						
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 22 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector 23 for L3

<b>L3TLB_VLD_23 - Valid Bit Vector 23 for L3</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04D5Ch					
This register contains the valid bits for entries 0-31 of L3TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector 23 for L3</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Valid Bit Vector for VLF

VLFTLB_VLD - Valid Bit Vector for VLF						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04B30h						
This register contains the valid bits for entries 0-31 of VLFTLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector for VLF</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## Valid Bit Vector for VLFSL1

<b>VLFSL1TLB_VLD - Valid Bit Vector for VLFSL1</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04B2Ch					
This register contains the valid bits for entries 0-31 of VLFSL1TLB.						
DWord	Bit	Description				
0	31:0	<p><b>Valid Bit Vector for VLFSL1</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>Valid Bits per Entry.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## VC

VC - VC						
Register Space: PCI: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 000B4h						
Vendor Capabilities. Any SKU related fuses would be added here.						
DWord	Bit	Description				
0	31:1	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Reserved</td></tr> </table>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					
Reserved						
	0	<b>Spare_bit</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td colspan="2">Placeholder for SKU related fusing.</td></tr> </table>	Default Value:	0b	Access:	RO
Default Value:	0b					
Access:	RO					
Placeholder for SKU related fusing.						

## VCES Idle Switch Delay

VECS_IDLEDLY - VCES Idle Switch Delay						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 1A23Ch						
The IDLEDLY register contains an Idle Delay field which specifies the minimum number of microseconds allowed for command streamer to wait before a context is switched out leading to IDLE state in execlists mode, i.e following this context switch there is no active element available in HW to execute. A default value of 0, means that by default, there is no restriction to wait on a context switch leading to IDLE. This register has no significance when execlists are not enabled.						
DWord	Bit	Description				
0	31:21	<b>Reserved</b>				
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	20:0	<b>IDLE Delay</b>				
		<table border="1"> <tr> <td>Default Value:</td><td>0h</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U21</td></tr> </table> <p>Minimum number of micro-seconds allowed.</p>	Default Value:	0h	Project:	All
Default Value:	0h					
Project:	All					
Format:	U21					

## VCID

<b>VCID - VCID</b>			
Register Space: PCI: 0/2/0			
Project: CHV, BSW			
Source: PRM			
Default Value: 0x01070009			
Size (in bits): 32			
Address: 000B0h			
Vendor Capability ID			
DWord	Bit	Description	
0	31:24	<b>VERSION</b>	
		Default Value:	01h
	23:16	Access:	RO
		VS: Identifies this as the first revision of the CAPID register definition.	
	15:8	<b>LENGTH</b>	
		Default Value:	07h
	7:0	Access:	RO
		LEN: This field has the value 07h to indicate structure length (8 bytes)	
	15:8	<b>NEXT_CAPABILITY_POINTER</b>	
		Default Value:	00h
	7:0	Access:	R/W Once
		00 indicates capability list ends here. This register should be programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be cleared by a Reset. Write-once allowing the capability list to be changed.	
	7:0	<b>CAPABILITY_ID_CID</b>	
		Default Value:	09h
		Access:	RO
	Identifies this as a vendor dependent capability pointers.		

## VCS\_PREEMPTION\_HINT

<b>VCS_PREEMPTION_HINT - VCS_PREEMPTION_HINT</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoCS					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	124BCh					
Valid Projects:	CHV, BSW					
<p>This register contains the Head pointer offset in to the Ring Buffer or the Dword aligned Graphics address in to the Batch Buffer corresponding to either MI_ARB_CHECK called Preemption Hint Address. When Preemption Hint Address is enabled, VCS will honor UHPTR only on parsing MI_ARB_CHK at Preemption Hint Address.</p>						
<p>This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation</p> <ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• MI_WAIT_FOR_EVENT</li> <li>• MI_SEMAPHORE_WAIT</li> </ul>						
<b>Programming Notes</b>						
<p><b>Programming Restriction:</b> This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHECK in command stream. Programmer has to ensure that VCS Preemption Hint register gets programmed before UHPTR is programmed and well before VCS crosses the corresponding execution point. Preemption hint for both RingBuffer and Batch Buffer can't be enabled simultaneously.</p>						
DWord	Bit	<b>Description</b>				
0	31:2	<b>Preempted Hint Address</b>				
		Format:	U30			
		Format: GraphicsAddress[31:2]				
		This field contains the Head offset in to the Ring Buffer when Preemption Hint is set to Ring Buffer and Dword aligned Graphics Address in to the batch buffer when Preemption Hint is set to Batch Buffer.				
	1	<b>Batch Buffer Preemption Hint</b>				
		Format:	Enable			
Value	Name	<b>Description</b>				
0h	Disabled	Preemption hint is disabled in batch buffer.				

## VCS\_PREEMPTION\_HINT - VCS\_PREEMPTION\_HINT

		1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.	
	0	<b>Ring Preemption Hint</b>			
		Format:			
		<b>Value</b>	<b>Name</b>	<b>Description</b>	
		0h	Disable	Preemption hint is disabled in ring buffer.	
		1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.	

## VCS\_PREEMPTION\_HINT\_UDW

<b>VCS_PREEMPTION_HINT_UDW - VCS_PREEMPTION_HINT_UDW</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	124C8h			
Valid Projects:	CHV, BSW			
This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to MI_ARB_CHECK command called Preemption Hint Address.				
<b>Programming Notes</b>				
<b>Programming Restriction:</b> This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHK in command stream.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
15:0	<b>Preempted Hint Address Upper DWORD</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">GraphicsAddress[47:32]</td> </tr> </table> <p>This field contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the batch buffer when Preemption Hint is set to Batch Buffer. This field is not valid when Preemption Hint is set to Ring Buffer.</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## VCS Context ID Preemption Hint

<b>VCS_CTXID_PREEMPTION_HINT - VCS Context ID Preemption Hint</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	124CCh			
Valid Projects:	CHV, BSW			
This register contains the Context ID of a context in execlist mode of operation. In execlist mode of operation VCS_PREEMPTION_HINT registers are looked at by Video Command Streamer on executing a context having Context ID that matches with the contents of this register. This register contents are valid and looked at only in execlist mode of operation.				
<b>Programming Notes</b>				
This register should NEVER be programmed in functional mode, this must be used only in validation mode to achieve deterministic preemption behavior in execlist mode of operation.				
DWord	Bit	Description		
0	31:0	<p><b>Context ID Preemption Hint</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U32</td></tr> </table> <p>If 0 this field has no effect. If nonzero it indicates the only context ID that can be preempted when execlists are enabled. A preemption attempt when the context ID of the currently executing ring context does not match this field will be ignored.</p>	Format:	U32
Format:	U32			

## VCS Context Sizes

VCS_CXT_SIZE - VCS Context Sizes										
DWord	Bit	Description								
0	31:21	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ									
	20:16	<b>VCS Context Size</b> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>Ah</td> <td>[Default]</td> <td>CHV, BSW</td> </tr> </tbody> </table>	Format:	U5	Value	Name	Project	Ah	[Default]	CHV, BSW
Format:	U5									
Value	Name	Project								
Ah	[Default]	CHV, BSW								
	15:13	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ									
	12:8	<b>VCR Context Size</b> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>11h</td> <td>[Default]</td> <td>CHV, BSW</td> </tr> </tbody> </table>	Format:	U5	Value	Name	Project	11h	[Default]	CHV, BSW
Format:	U5									
Value	Name	Project								
11h	[Default]	CHV, BSW								
	7:5	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ									
	4:0	<b>Exclist Context Size</b> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>5h</td> <td>[Default]</td> <td>CHV, BSW</td> </tr> </tbody> </table>	Format:	U5	Value	Name	Project	5h	[Default]	CHV, BSW
Format:	U5									
Value	Name	Project								
5h	[Default]	CHV, BSW								

## VCS Context Timestamp Count

<b>VCS_CTX_TIMESTAMP - VCS Context Timestamp Count</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoCS					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	123A8h					
Valid Projects:	CHV, BSW					
<p>This register provides a mechanism to obtain cumulative run time of a GPU context on HW. This register gets context save/restored on a context switch. SW must reset this register on very first submission of a context to HW, then afterwards gets context save/restored maintaining the cumulative run time of the corresponding context. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register gets reset on an engine reset.</p> <p>This register is context save restore on a context switch.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Timestamp Value</b></p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This register increments for every 80 ns of time.</td></tr> </table>	Format:	U32	This register increments for every 80 ns of time.	
Format:	U32					
This register increments for every 80 ns of time.						

## VCS Counter for the bit stream decode engine

<b>VCS_CNTR - VCS Counter for the bit stream decode engine</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0xFFFFFFFF Access: R/W Size (in bits): 32				
Address: 12178h-1217Bh Valid Projects: CHV, BSW				
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<p><b>Count Value</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>ffffffffffh</td> </tr> </table> <p>Writing a Zero value to this register starts the counting.</p> <p>Writing a Value of FFFF FFFF to this counter stops the counter.</p>	Default Value:	ffffffffffh
Default Value:	ffffffffffh			

## VCS Error Identity Register

VCS_EIR - VCS Error Identity Register										
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/WC Size (in bits): 32										
Address: 120B0h Valid Projects: CHV, BSW										
The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a 1 to the appropriate bit(s) except for the unrecoverable bits described).										
DWord	Bit	Description								
0	31:16	<b>Reserved</b> Format: MBZ								
	15:0	<b>Error Identity Bits</b> Format: Array of Error condition bits see the table titled Hardware-Detected Error Bits <p>This register contains the persistent values of ESR error status bits that are unmasks via the EMR register. The logical OR of all (defined) bits in this register is reported in the Master Error bit of the Interrupt Status Register. In order to clear an error condition, software must first clear the error by writing a 1 to the appropriate bit(s) in this field. If required, software should then proceed to clear the Master Error bit of the IIR.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td><b>[Default]</b></td><td></td></tr> <tr> <td>1h</td><td>Error occurred</td><td>Error occurred</td></tr> </tbody> </table> <p><b>Programming Notes</b></p> <p>Writing a 1 to a set bit will cause that error condition to be cleared. However, the Page Table Error bit (Bit 4) cannot be cleared except by reset (i.e., it is a fatal error).</p>	Value	Name	Description	0h	<b>[Default]</b>		1h	Error occurred
Value	Name	Description								
0h	<b>[Default]</b>									
1h	Error occurred	Error occurred								

## VCS Error Mask Register

VCS_EMR - VCS Error Mask Register												
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0xFFFFFFFF CHV, BSW Access: R/W Size (in bits): 32												
Address: 120B4h Valid Projects: CHV, BSW												
The EMR register is used by software to control which Error Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts.												
Undefined or reserved bits in the Hardware Detected Error Bit Table will always return a read value of '1'												
DWord	Bit	Description										
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>FFFFh</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Must Be One</td></tr> </table>	Default Value:	FFFFh	Project:	CHV, BSW	Format:	Must Be One				
Default Value:	FFFFh											
Project:	CHV, BSW											
Format:	Must Be One											
15:0	<b>Error Mask Bits</b> <table border="1"> <tr> <td>Format:</td><td>Array of error condition mask bits See the table titled Hardware-Detected Error Bits.</td></tr> </table> <p>This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0000h</td><td>Not Masked</td><td>Will be reported in the EIR</td></tr> <tr> <td>FFFFh</td><td>Masked <b>[Default]</b></td><td>Will not be reported in the EIR</td></tr> </tbody> </table>	Format:	Array of error condition mask bits See the table titled Hardware-Detected Error Bits.	Value	Name	Description	0000h	Not Masked	Will be reported in the EIR	FFFFh	Masked <b>[Default]</b>	Will not be reported in the EIR
Format:	Array of error condition mask bits See the table titled Hardware-Detected Error Bits.											
Value	Name	Description										
0000h	Not Masked	Will be reported in the EIR										
FFFFh	Masked <b>[Default]</b>	Will not be reported in the EIR										

## VCS Error Status Register

VCS_ESR - VCS Error Status Register										
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: RO Size (in bits): 32										
Address: 120B8h Valid Projects: CHV, BSW										
<p>The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition persistent). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.</p>										
DWord	Bit	Description								
0	31:16	<b>Reserved</b> Format: <input type="text"/> MBZ								
	15:0	<b>Error Status Bits</b> Format: <input type="text"/> Array of error condition bits See the table titled Hardware-Detected Error Bits. This register contains the non-persistent values of all hardware-detected error condition bits. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>[Default]</td><td></td></tr> <tr> <td>1h</td><td>Error Condition Detected</td><td>Error Condition detected</td></tr> </tbody> </table>	Value	Name	Description	0h	[Default]		1h	Error Condition Detected
Value	Name	Description								
0h	[Default]									
1h	Error Condition Detected	Error Condition detected								

## VCS Execute Condition Code Register

VCS_EXCC - VCS Execute Condition Code Register								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/W, RO Size (in bits): 32 Trusted Type: 1								
Address: 12028h Valid Projects: CHV, BSW								
This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded, a ring is enabled into arbitration when the selected condition evaluates to a 0. This register also contains control for the invalidation of indirect state pointers on context restore.								
DWord	Bit	Description						
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Format:</td><td>Mask[15:0]</td></tr> <tr> <td colspan="2">These bits serve as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified.</td></tr> <tr> <td colspan="2">Reading these bits always returns 0s.</td></tr> </table>	Format:	Mask[15:0]	These bits serve as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified.		Reading these bits always returns 0s.	
Format:	Mask[15:0]							
These bits serve as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified.								
Reading these bits always returns 0s.								
15:5	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ					
Format:	MBZ							
4:0	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ			
Project:	CHV, BSW							
Format:	MBZ							

## VCS General Purpose Register

VCS_GPR - VCS General Purpose Register			
Register Space:	MMIO: 0/2/0		
Project:	CHV, BSW		
Source:	VideoCS		
Default Value:	0x00000000, 0x00000000		
Access:	R/W		
Size (in bits):	64		
Address:	12600h-1267Fh		
Valid Projects:	CHV, BSW		
This is a general purpose register bank of sixteen 64-bit registers, used as temporary storage by the MI_MATH command to do ALU operations.			
Programming Notes			
Any operation that initiates a read to register 0x1266C will return the value of 0x1260c register. This does not include context save or MI_MATH command operation.			
DWord	Bit	Description	
0	63:0	<b>Reserved</b>	Format: MBZ

## VCS Hardware Status Mask Register

VCS_HWSTAM - VCS Hardware Status Mask Register						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoCS					
Default Value:	0xFFFFFFFF					
Access:	R/W					
Size (in bits):	32					
Trusted Type:	1					
Address:	12098h					
Valid Projects:	CHV, BSW					
Access: RO for Reserved Control bits						
<p>The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask" bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write" (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.</p>						
<b>Programming Notes</b>						
<ul style="list-style-type: none"> <li>• To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).</li> <li>• At most 1 bit can be unmasked at any given time.</li> </ul>						
DWord	Bit	Description				
0	31:0	<p><b>Hardware Status Mask Register</b></p> <table border="1"> <tr> <td>Default Value:</td><td>FFFFFFFh</td></tr> <tr> <td>Format:</td><td>Array of Masks</td></tr> </table> <p>Refer to the table in the Interrupt Control Register section for bit definitions.</p>	Default Value:	FFFFFFFh	Format:	Array of Masks
Default Value:	FFFFFFFh					
Format:	Array of Masks					

## VCS IDLE Max Count

VCS_PWRCTX_MAXCNT - VCS IDLE Max Count								
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000040 CHV, BSW Access: R/W Size (in bits): 32 Trusted Type: 1								
Address: 12054h Valid Projects: CHV, BSW								
This register contains the time in 0.64us to wait before telling power management hardware the render pipe is IDLE								
DWord	Bit	Description						
0	31:20	<b>Reserved</b> Format: MBZ						
	19:0	<b>MFX IDLE Wait Time</b> Format: Max Count Specifies how long the command stream should wait before ensuring the pipe is IDLE and to let power management hardware know						
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>00040h</td><td>[Default]</td><td>0x00040 * 0.64us ~ 41us wait time</td></tr> </tbody> </table>			Value	Name	Description	00040h	[Default]	0x00040 * 0.64us ~ 41us wait time
Value	Name	Description						
00040h	[Default]	0x00040 * 0.64us ~ 41us wait time						
<b>Programming Notes</b> <ul style="list-style-type: none"> <li>This is only useable if bit 0 of the PC_PSMI_CTRL is clear.</li> <li>The value in this field <i>must</i> be greater than 1.</li> </ul>								

## VCS Idle Switch Delay

VCS_IDLEDLY - VCS Idle Switch Delay						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 1223Ch Valid Projects: CHV, BSW						
The IDLEDLY register contains an Idle Delay field which specifies the minimum number of microseconds allowed for command streamer to wait before a context is switched out leading to IDLE state in Execlist mode, i.e following this context switch there is no active element available in HW to execute. A default value of 0, means that by default, there is no restriction to wait on a context switch leading to IDLE. This register has no significance when Execlists are not enabled.						
DWord	Bit	Description				
0	31:21	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
20:0	<b>IDLE Delay</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U21</td></tr> </table> Minimum number of micro-seconds allowed.	Project:	All	Format:	U21	
Project:	All					
Format:	U21					

## VCS Instruction Parser Mode Register

VCS_INSTPM - VCS Instruction Parser Mode Register							
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32							
Address: 120C0h-120C3h Valid Projects: CHV, BSW							
The VCS_INSTPM register is used to control the operation of the VCS Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, "Synchronizing Flush" operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions. DefaultValue=0000 0000h							
<b>Programming Notes</b>							
All reserved bits are implemented.							
DWord	Bit	Description					
0	31:16	<b>Masks</b> <table border="1"> <tr> <td>Format:</td><td>Mask[15:0]</td></tr> <tr> <td colspan="2">These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.</td></tr> </table>	Format:	Mask[15:0]	These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.		
Format:	Mask[15:0]						
These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.							
15:11	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ		
Project:	All						
Format:	MBZ						
10	<b>Implied Atomic Fences To Write Fences</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U1</td></tr> <tr> <td colspan="2">If set, all implied atomic fences generated by HW during various operations (Flushes, Context Switch) are converted to regular write fences. Setting this bit will affect data ordering functionality and must be only used in debug mode. When reset HW behaves as expected.</td></tr> </table>	Project:	CHV, BSW	Format:	U1	If set, all implied atomic fences generated by HW during various operations (Flushes, Context Switch) are converted to regular write fences. Setting this bit will affect data ordering functionality and must be only used in debug mode. When reset HW behaves as expected.	
Project:	CHV, BSW						
Format:	U1						
If set, all implied atomic fences generated by HW during various operations (Flushes, Context Switch) are converted to regular write fences. Setting this bit will affect data ordering functionality and must be only used in debug mode. When reset HW behaves as expected.							
9	<b>Programming Notes</b> <table border="1"> <tr> <td colspan="2">This bit is not context save and restored. SW must set this bit through the Work Around Batch buffer in to retain through standby and set this bit on each context submission.</td></tr> </table>	This bit is not context save and restored. SW must set this bit through the Work Around Batch buffer in to retain through standby and set this bit on each context submission.					
This bit is not context save and restored. SW must set this bit through the Work Around Batch buffer in to retain through standby and set this bit on each context submission.							
	8	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ	
Project:	CHV, BSW						
Format:	MBZ						

**VCS\_INSTPM - VCS Instruction Parser Mode Register**

	8:7	<b>Reserved</b>	
		Format:	MBZ
	6:5	<b>Reserved</b>	
		Project:	CHV, BSW
		Format:	MBZ
	4:0	<b>Reserved</b>	
		Access:	R/W
		Format:	MBZ

## VCS Interrupt Mask Register

VCS_IMR - VCS Interrupt Mask Register														
Register Space:	MMIO: 0/2/0													
Project:	CHV, BSW													
Source:	VideoCS													
Default Value:	0xFFFFFFFF													
Access:	R/W													
Size (in bits):	32													
Address:	120A8h													
Valid Projects:	CHV, BSW													
<p>The IMR register is used by software to control which Interrupt Status Register bits are masked or unmasked. Unmasked bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. Masked bits will not be reported in the IIR and therefore cannot generate CPU interrupts.</p>														
DWord	Bit	Description												
0	31:0	<p><b>Interrupt Mask Bits</b></p> <p>Format: Array of interrupt mask bits Refer to the Interrupt Control Register section for bit definitions.</p> <p>This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>FFFF FFFFh</td><td>[Default]</td><td></td></tr> <tr> <td>0h</td><td>Not Masked</td><td>Will be reported in the IIR</td></tr> <tr> <td>1h</td><td>Masked</td><td>Will not be reported in the IIR</td></tr> </tbody> </table>	Value	Name	Description	FFFF FFFFh	[Default]		0h	Not Masked	Will be reported in the IIR	1h	Masked	Will not be reported in the IIR
Value	Name	Description												
FFFF FFFFh	[Default]													
0h	Not Masked	Will be reported in the IIR												
1h	Masked	Will not be reported in the IIR												

## VCS Mode Register for Software Interface

<b>VCS_MI_MODE - VCS Mode Register for Software Interface</b>															
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000200 CHV, BSW Access: R/W Size (in bits): 32															
Address: 1209Ch-1209Fh Valid Projects: CHV, BSW															
The MI_MODE register contains information that controls software interface aspects of the command parser.															
DWord	Bit	Description													
0	31:16	<b>Masks</b> A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.													
	15	<b>Suspend Flush</b> <table border="1"> <tr> <td>Mask:</td><td>MMIO(0x209c)#31</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>No Delay</td><td>HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well</td></tr> <tr> <td>1h</td><td>DelayFlush</td><td>Suspend flush is active</td></tr> </table>	Mask:	MMIO(0x209c)#31	Value	Name	Description	0h	No Delay	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well	1h	DelayFlush	Suspend flush is active		
Mask:	MMIO(0x209c)#31														
Value	Name	Description													
0h	No Delay	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well													
1h	DelayFlush	Suspend flush is active													
	14:12	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Access:	R/W											
Access:	R/W														
	11	<b>Invalidate UHPT enable</b> If bit set H/W clears the valid bit of BCS_UHPT (4134h, bit 0) when current active head pointer is equal to UHPT.													
	10	<b>Atomic Read Return for MI_COPY_MEM_MEM</b> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U1</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>Disable <b>[Default]</b></td><td>Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.</td></tr> <tr> <td>1h</td><td>Enable</td><td>Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.</td></tr> </table>	Project:	CHV, BSW	Format:	U1	Value	Name	Description	0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.	1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.
Project:	CHV, BSW														
Format:	U1														
Value	Name	Description													
0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.													
1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.													

## VCS\_MI\_MODE - VCS Mode Register for Software Interface

	9	<b>Ring Idle (Read Only Status bit)</b>						
		Access: RO						
<i>Writes to this bit are not allowed.</i>								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Parser not idle</td> </tr> <tr> <td>1</td> <td>Parser idle [<b>Default</b>]</td> </tr> </tbody> </table>	Value	Name	0	Parser not idle	1	Parser idle [ <b>Default</b> ]
Value	Name							
0	Parser not idle							
1	Parser idle [ <b>Default</b> ]							
	8	<b>Stop Ring</b> Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle.  <i>Software must clear this bit for Ring to resume normal operation.</i>						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal Operation</td> </tr> <tr> <td>1</td> <td>Parser is turned off</td> </tr> </tbody> </table>	Value	Name	0	Normal Operation	1	Parser is turned off
Value	Name							
0	Normal Operation							
1	Parser is turned off							
	7:0	<b>Reserved</b>						
		Access: R/W						

## VCS Reported Timestamp Count

VCS_TIMESTAMP - VCS Reported Timestamp Count				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000, 0x00000000 Access: RO. This register is not set by the context restore. Size (in bits): 64				
Address: 12358h Valid Projects: CHV, BSW				
This register provides an elapsed real-time value that can be used as a timestamp. This register is not reset by a graphics reset. It will maintain its value unless a full chipset reset is performed. Note: This timestamp register reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this timestamp reflects bits 38:3 of the TSC (i.e. 80ns granularity, rolling over every 1.5 hours).				
DWord	Bit	Description		
0	63:36	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
35:0	<b>Timestamp Value</b> <table border="1"> <tr> <td>Format:</td><td>U36</td></tr> </table> <p>This register toggles every 80 ns. The upper 28 bits are zero.</p>	Format:	U36	
Format:	U36			

## VCS Reset Control Register

VCS_RESET_CTRL - VCS Reset Control Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32				
Address: 120D0h Valid Projects: CHV, BSW				
This register is to be used to control soft reset.				
DWord	Bit	Description		
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]
	Format:	Mask[15:0]		
	15:2	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	1	<p><b>Ready for Reset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates video codec engine is ready for reset. This bit gets cleared on engine reset or when Soft Reset In progress is cleared.</p>	Format:	U1
Format:	U1			
0	<p><b>Request Reset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates SW wishes to reset the video codec engine. On seeing this bit set Command Streamer will take appropriate action and set Ready For Reset status bit. This bit gets cleared on engine reset. This bit can also be cleared by writing "0" to this bit, this mode of clearing must be only used in debug and validation mode.</p>	Format:	U1	
Format:	U1			

## VCS Ring Buffer Next Context ID Register

<b>VCS_RNCID - VCS Ring Buffer Next Context ID Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	12198h-1219Fh	
Valid Projects:	CHV, BSW	
This register contains the next ring context ID associated with the ring buffer.		
<b>Programming Notes</b>		
The current context (RCCID) register can be updated indirectly from this register on a context switch event. Note that this can only be triggered when arbitration is enabled or if the current context runs dry (head pointer becomes equal to tail pointer).		
DWord	Bit	Description
0	63:0	<b>Context ID</b> See Context Descriptor for VCS.

## VCS Semaphore Polling Interval on Wait

<b>VCS_SEMA_WAIT_POLL - VCS Semaphore Polling Interval on Wait</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	1224Ch			
Valid Projects:	CHV, BSW			
<p>The SEMA_WAIT_POLL register contains Poll Interval field which specifies the minimum number of microseconds allowed for command streamer to wait before re-fetching the data from the address mentioned in the MI_SEMAPHORE_WAIT command on WAIT Mode set to POLL until the condition is satisfied while the context is not switched out. When value of 0 is written the poll interval will be equal to the memory latency of the read completion.</p>				
DWord	Bit	Description		
0	31:21	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
20:0	<b>Poll Interval</b> Minimum number of micro-seconds allowed			

## VCS Threshold for the counter of bit stream decode engine

<b>VCS_THRESHOLD - VCS Threshold for the counter of bit stream decode engine</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoCS			
Default Value:	0x00150000			
Access:	R/W			
Size (in bits):	32			
Address:	1217Ch-1217Fh			
DWord	Bit	Description		
0	31:0	<p><b>Threshold Value</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00150000h</td></tr> </table> <p>The value in this register reflects the number of clocks the bit stream decode engine is expected to run. If the value is exceeded the counter is reset and an interrupt may be enabled in the device.</p>	Default Value:	00150000h
Default Value:	00150000h			

## VCW Clock Count

<b>VCW_CLOCK_CNT - VCW Clock Count</b>					
Register Space:	MMIO: 0/2/0				
Project:	CHV, BSW				
Source:	VideoEnhancementCS				
Default Value:	0x00000000				
Access:	RO				
Size (in bits):	32				
Trusted Type:	1				
Address:	08820h				
ShortName:	VCW0_CLOCK_CNT				
Address:	08920h				
ShortName:	VCW1_CLOCK_CNT				
DWord	Bit	Description			
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ				
23:0	<b>Max clock count</b> <table border="1"> <tr> <td>Default Value:</td><td>0h</td></tr> <tr> <td colspan="2">Maximum number of clocks taken by VCW to process a column</td></tr> </table>	Default Value:	0h	Maximum number of clocks taken by VCW to process a column	
Default Value:	0h				
Maximum number of clocks taken by VCW to process a column					

## VCW Internal Latency

<b>VCW_INTERNAL_LAT - VCW Internal Latency</b>				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1				
Address: 08824h ShortName: VCW0_INTERNAL_LAT				
Address: 08924h ShortName: VCW1_INTERNAL_LAT				
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:24	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
23:0	<b>VCW internal data latency count</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table>	Default Value:	0h	
Default Value:	0h			

## VCW Min Max Latency

VCW_MINMAX_LAT - VCW Min Max Latency				
DWord	Bit	Description		
0	31:16	<p><b>Current request count</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table>	Default Value:	0h
Default Value:	0h			
15:8	<p><b>Max latency</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table> <p>Maximum number of clocks taken for tag 200h</p>	Default Value:	0h	
Default Value:	0h			
7:0	<p><b>Min latency</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table> <p>Minimum number of clocks taken for tag 200h</p>	Default Value:	0h	
Default Value:	0h			

## VCW Total Latency

VCW_TOTAL_LAT - VCW Total Latency						
DWord	Bit	Description				
0	31:0	<p><b>Total latency</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td colspan="2">Accumulation of latency per frame for tag 200h</td></tr> </table>	Default Value:	0h	Accumulation of latency per frame for tag 200h	
Default Value:	0h					
Accumulation of latency per frame for tag 200h						

## VCW XY position

<b>VCW_XY_POS - VCW XY position</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	VideoEnhancementCS					
Default Value:	0x00000000					
Access:	RO					
Size (in bits):	32					
Trusted Type:	1					
Address:	08830h					
ShortName:	VCW0_XY_POS					
Address:	08930h					
ShortName:	VCW1_XY_POS					
DWord	Bit	Description				
0	31:16	<p><b>Current Y value</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td colspan="2">Current Y position of VCW walker</td></tr> </table>	Default Value:	0h	Current Y position of VCW walker	
Default Value:	0h					
Current Y position of VCW walker						
15:0	<p><b>Current X value</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td colspan="2">Current X position of VCW walker</td></tr> </table>	Default Value:	0h	Current X position of VCW walker		
Default Value:	0h					
Current X position of VCW walker						

## VEBOX TLB Control Register

VTCR - VEBOX TLB Control Register						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
DWord	Bit	Description				
0	31:1	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
0	<b>Invalidate TLBs on the corresponding Engine</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					

## VEBX Context Element Descriptor (High Part)

<b>VEBX_CTX_EDR_H - VEBX Context Element Descriptor (High Part)</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 044C4h		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>VEBX Context Element Descriptor (High Part)</b>
Default Value:		00000000h
Access:		R/W

## VEBX Context Element Descriptor (Low Part)

<b>VEBX_CTX_EDR_L - VEBX Context Element Descriptor (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000009	
Size (in bits):	32	
Address:	044C0h	
DWord	Bit	Description
0	31:0	<b>VEBX Context Element Descriptor (Low Part)</b>
		Default Value: 00000009h
		Access: R/W

## VEBX Context Element Descriptor (Low Part)

<b>VEBX_CTX_EDR_L - VEBX Context Element Descriptor (Low Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000009					
Size (in bits):	32					
Address:	044C0h					
DWord	Bit	Description				
0	31:0	<b>VEBX Context Element Descriptor</b> <table border="1"> <tr> <td>Default Value:</td><td>00000009h</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table>	Default Value:	00000009h	Access:	R/W
Default Value:	00000009h					
Access:	R/W					

## VEBX Fault Counter

VEBX_FAULT_CNTR - VEBX Fault Counter		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 045C0h		
DWord	Bit	Description
0	31:0	<b>VEBX Fault Counter</b> Default Value: 0000000h Access: RO  This counter only applies to advance context when fault and stream mode is selected.

## VEBX Fixed Counter

VEBX_FIXED_CNTR - VEBX Fixed Counter						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	045C4h					
DWord	Bit	Description				
0	31:0	<p><b>VEBX Fixed Counter</b></p> <table border="1"> <tr> <td>Default Value:</td><td>0000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This counter only applies to advance context when fault and stream mode is selected.</p>	Default Value:	0000000h	Access:	RO
Default Value:	0000000h					
Access:	RO					

## VEBX LRA 0

VEBX_LRA_0 - VEBX LRA 0						
DWord	Bit	Description				
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00b	Access:	RO
Default Value:	00b					
Access:	RO					
29:24	<b>VEBX LRA1 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>101111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA1.</p>	Default Value:	101111b	Access:	R/W	
Default Value:	101111b					
Access:	R/W					
23:22	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00b	Access:	RO	
Default Value:	00b					
Access:	RO					
21:16	<b>VEBX LRA1 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>100000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA1.</p>	Default Value:	100000b	Access:	R/W	
Default Value:	100000b					
Access:	R/W					
15:14	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO			
Access:	RO					
13:8	<b>VEBX LRA0 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>011111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA0.</p>	Default Value:	011111b	Access:	R/W	
Default Value:	011111b					
Access:	R/W					
7:6	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00b	Access:	RO	
Default Value:	00b					
Access:	RO					
5:0	<b>VEBXLRA0 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA0.</p>	Default Value:	000000b	Access:	R/W	
Default Value:	000000b					
Access:	R/W					

## VEBX LRA 1

VEBX_LRA_1 - VEBX LRA 1						
DWord	Bit	Description				
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00b	Access:	RO
Default Value:	00b					
Access:	RO					
29:28	<b>VECS</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VECS use.</p>	Default Value:	00b	Access:	R/W	
Default Value:	00b					
Access:	R/W					
27:26	<b>VFW</b> <table border="1"> <tr> <td>Default Value:</td><td>01b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VFW use.</p>	Default Value:	01b	Access:	R/W	
Default Value:	01b					
Access:	R/W					
25:24	<b>VEO</b> <table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VEO use.</p>	Default Value:	10b	Access:	R/W	
Default Value:	10b					
Access:	R/W					
23:14	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000000000b	Access:	RO	
Default Value:	0000000000b					
Access:	RO					
13:8	<b>VEBXLRA2 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA2.</p>	Default Value:	111111b	Access:	R/W	
Default Value:	111111b					
Access:	R/W					
7:6	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00b	Access:	RO	
Default Value:	00b					
Access:	RO					

**VEBX\_LRA\_1 - VEBX LRA 1**

	5:0	<b>VEBXLRA2 Min</b>
		Default Value:
		Access:
Minimum value of programmable LRA2.		

## VEBX\_PDP0/PML4/PASID Descriptor (High Part)

VEBX_CTX_PDP0_H - VEBX_PDP0/PML4/PASID Descriptor (High Part)		
DWord	Bit	Description
0	31:0	<b>VEBX_PDP0/PML4/PASID Descriptor (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## VEBX PDP0/PML4/PASID Descriptor (Low Part)

<b>VEBX_CTX_PDP0_L - VEBX PDP0/PML4/PASID Descriptor (Low Part)</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	044C8h					
DWord	Bit	Description				
0	31:0	<b>VEBX PDP0/PML4/PASID Descriptor (Low Part)</b>				
		<table border="1"><tr><td>Default Value:</td><td>00000000h</td></tr><tr><td>Access:</td><td>R/W</td></tr></table>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					

## VEBX PDP1 Descriptor Register (High Part)

<b>VEBX_CTX_PDP1_H - VEBX PDP1 Descriptor Register (High Part)</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 044D4h		
DWord	Bit	Description
0	31:0	<b>VEBX PDP1 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## VEBX PDP1 Descriptor Register (Low Part)

<b>VEBX_CTX_PDP1_L - VEBX PDP1 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	044D0h	
DWord	Bit	Description
0	31:0	<b>VEBX PDP1 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## VEBX PDP2 Descriptor Register (High Part)

<b>VEBX_CTX_PDP2_H - VEBX PDP2 Descriptor Register (High Part)</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 044DCh		
DWord	Bit	Description
0	31:0	<b>VEBX PDP2 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## VEBX PDP2 Descriptor Register (Low Part)

<b>VEBX_CTX_PDP2_L - VEBX PDP2 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	044D8h	
DWord	Bit	Description
0	31:0	<b>VEBX PDP2 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## VEBX PDP3 Descriptor Register (High Part)

<b>VEBX_CTX_PDP3_H - VEBX PDP3 Descriptor Register (High Part)</b>		
Register Space: MMIO: 0/2/0		
Project: CHV, BSW		
Source: PRM		
Default Value: 0x00000000		
Size (in bits): 32		
Address: 044E4h		
DWord	Bit	Description
0	31:0	<b>VEBX PDP3 Descriptor Register (High Part)</b>
		Default Value: 00000000h
		Access: R/W

## VEBX PDP3 Descriptor Register (Low Part)

<b>VEBX_CTX_PDP3_L - VEBX PDP3 Descriptor Register (Low Part)</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	044E0h	
DWord	Bit	Description
0	31:0	<b>VEBX PDP3 Descriptor Register (Low Part)</b>
		Default Value: 00000000h
		Access: R/W

## VECS\_PREEMPTION\_HINT

VECS_PREEMPTION_HINT - VECS_PREEMPTION_HINT										
Register Space:	MMIO: 0/2/0									
Project:	CHV, BSW									
Source:	VideoEnhancementCS									
Default Value:	0x00000000									
Access:	R/W									
Size (in bits):	32									
Address:	1A4BCh									
<p>This register contains the Head pointer offset in to the Ring Buffer or the Dword aligned Graphics address in to the Batch Buffer corresponding to either MI_ARB_CHECK called Preemption Hint Address. When Preemption Hint Address is enabled, VECS will honor UHPTR only on parsing MI_ARB_CHK at Preemption Hint Address.</p>										
<p>This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation</p> <ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• MI_WAIT_FOR_EVENT</li> <li>• MI_SEMAPHORE_WAIT</li> </ul>										
Programming Notes										
<p><b>Programming Restriction:</b> This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHECK in command stream. Programmer has to ensure that VECS Preemption Hint register gets programmed before UHPTR is programmed and well before VECS crosses the corresponding execution point. Preemption hint for both RingBuffer and Batch Buffer can't be enabled simultaneously.</p>										
DWord	Bit	Description								
0	31:2	<b>Preempted Hint Address</b>								
		<table border="1"> <tr> <td>Format:</td><td>U30</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[31:2]</td></tr> </table> <p>This field contains the Head offset in to the Ring Buffer when Preemption Hint is set to Ring Buffer and Dword aligned Graphics Address in to the batch buffer when Preemption Hint is set to Batch Buffer.</p>	Format:	U30	Format:	GraphicsAddress[31:2]				
Format:	U30									
Format:	GraphicsAddress[31:2]									
	1	<b>Batch Buffer Preemption Hint</b>								
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable						
Format:	Enable									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disabled</td><td>Preemption hint is disabled in batch buffer.</td></tr> <tr> <td>1h</td><td>Enabled</td><td>Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.</td></tr> </tbody> </table>	Value	Name	Description	0h	Disabled	Preemption hint is disabled in batch buffer.	1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.
Value	Name	Description								
0h	Disabled	Preemption hint is disabled in batch buffer.								
1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.								

**VECS\_PREEMPTION\_HINT - VECS\_PREEMPTION\_HINT**

	0	<b>Ring Preemption Hint</b> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Preemption hint is disabled in ring buffer.</td></tr><tr><td>1h</td><td>Enabled</td><td>Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.</td></tr></tbody></table>	Format:	Enable	Value	Name	Description	0h	Disable	Preemption hint is disabled in ring buffer.	1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.
Format:	Enable												
Value	Name	Description											
0h	Disable	Preemption hint is disabled in ring buffer.											
1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.											

## VECS Context ID Preemption Hint

VECS_CTXID_PREEMPTION_HINT - VECS Context ID Preemption Hint				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoEnhancementCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	1A4CCh			
<p>This register contains the Context ID of a context in Execlist mode of operation. In execlist mode of operation VECS_PREEMPTION_HINT registers are looked at by Video Enhancement Command Streamer on executing a context having Context ID that matches with the contents of this register. This register contents are valid and looked at only in Execlist mode of operation.</p>				
<b>Programming Notes</b>				
<p>This register should NEVER be programmed in functional mode, this must be used only in validation mode to achieve deterministic preemption behavior in execlist mode of operation.</p>				
DWord	Bit	Description		
0	31:0	<p><b>Context ID Preemption Hint</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U32</td></tr> </table> <p>If 0 this field has no effect. If nonzero it indicates the only context ID that can be preempted when execlists are enabled. A preemption attempt when the context ID of the currently executing ring context does not match this field will be ignored.</p>	Format:	U32
Format:	U32			

## VECS Context Timestamp Count

VECS_CTX_TIMESTAMP - VECS Context Timestamp Count						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: R/W Size (in bits): 32						
Address: 1A3A8h						
<p>This register provides a mechanism to obtain cumulative run time of a GPU context on HW. This register gets context save/restored on a context switch. SW must reset this register on very first submission of a context to HW, then afterwards gets context save/restored maintaining the cumulative run time of the corresponding context. Note that the value of this register can be obtained in a 3D pipeline-synchronous fashion without a pipeline flush by using the PIPE_CONTROL command. See 3D Geometry Pipeline in the "3D and Media" volume. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register gets reset on an engine reset.</p> <p>This register is context save restore on a context switch.</p>						
DWord	Bit	Description				
0	31:0	<b>Timestamp Value</b> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td colspan="2">This register increments for every 80 ns of time.</td></tr> </table>	Format:	U32	This register increments for every 80 ns of time.	
Format:	U32					
This register increments for every 80 ns of time.						

## VECS Counter for the Video Enhancement Engine

VECS_CNTR - VECS Counter for the Video Enhancement Engine				
Register Space:	MMIO: 0/2/0			
DWord	Bit	Description		
0	31:0	<p><b>Count Value</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>ffffffffffh</td> </tr> </table> <p>Writing a Zero value to this register starts the counting. Writing a Value of FFFF FFFF to this counter stops the counter.</p>	Default Value:	ffffffffffh
Default Value:	ffffffffffh			

## VECS Error Identity Register

VECS_EIR - VECS Error Identity Register														
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: R/WC Size (in bits): 32														
Address: 1A0B0h														
The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a '1' to the appropriate bit(s) except for the unrecoverable bits described).														
DWord	Bit	Description												
0	31:16	<b>Reserved</b>												
		Project:	All											
	15:0	<b>Error Identity Bits</b>												
		Project:	All											
		Format:	Array of Error condition bits See Table 1.5. Hardware-Detected Error Bits											
	This register contains the persistent values of ESR error status bits that are unmasks via the EMR register. (See <b>Error! Reference source not found.</b> ). The logical OR of all (defined) bits in this register is reported in the Master Error bit of the Interrupt Status Register. In order to clear an error condition, software must first clear the error by writing a '1' to the appropriate bit(s) in this field. If required, software should then proceed to clear the Master Error bit of the IIR.													
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td><b>[Default]</b></td><td></td><td></td></tr> <tr> <td>1h</td><td>Error occurred</td><td>Error occurred</td><td>All</td></tr> </tbody> </table>		Value	Name	Description	Project	0h	<b>[Default]</b>			1h	Error occurred	Error occurred
Value	Name	Description	Project											
0h	<b>[Default]</b>													
1h	Error occurred	Error occurred	All											
<b>Programming Notes</b>														
		Writing a '1' to a set bit will cause that error condition to be cleared. However, the Page Table Error bit (Bit 4) can not be cleared except by reset (i.e., it is a fatal error).												

## VECS Error Mask Register

VECS_EMR - VECS Error Mask Register									
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0xFFFFFFFF CHV, BSW Access: R/W Size (in bits): 32									
Address: 1A0B4h									
<p>The EMR register is used by software to control which Error Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts.</p> <p>Undefined or reserved bits in the Hardware Detected Error Bit Table will always return a read value of '1'</p>									
DWord	Bit	Description							
0	31:16	<b>Reserved</b>							
		Default Value: FFFFh Project: CHV, BSW Format: Must Be One							
	15:0	<b>Error Mask Bits</b>							
		Project: All Format: Array of error condition mask bits See Table 1 5. Hardware-Detected Error Bits This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0000h</td><td>Not Masked</td><td>Will be reported in the EIR</td></tr> <tr> <td>FFFFh</td><td>Masked <b>[Default]</b></td><td>Will not be reported in the EIR</td></tr> </tbody> </table>	Value	Name	Description	0000h	Not Masked	Will be reported in the EIR	FFFFh
Value	Name	Description							
0000h	Not Masked	Will be reported in the EIR							
FFFFh	Masked <b>[Default]</b>	Will not be reported in the EIR							

## VECS Error Status Register

VECS_ESR - VECS Error Status Register			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: RO Size (in bits): 32			
Address: 1A0B8h			
The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition "persistent"). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.			
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Project:	All
	15:0	<b>Error Status Bits</b>	
		Project:	All
		Format: Array of error condition bits See Table 1 5. Hardware-Detected Error Bits	
		This register contains the non-persistent values of all hardware-detected error condition bits.	
Value	Name	Description	Project
0h	[Default]		
1h	Error Condition Detected	Error Condition detected	All

## VECS General Purpose Register

VECS_GPR - VECS General Purpose Register		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoEnhancementCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	1A600h-1A67Fh	
This is a general purpose register bank of sixteen 64-bit registers, used as temporary storage by the MI_MATH command to do ALU operations.		
Programming Notes		
Any operation that initiates a read to register 0x1A66C will return the value of 0x1A60c register. This does not include context save or MI_MATH command operation.	Project CHV, BSW	
DWord	Bit	Description
0	63:0	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>

## VECS Hardware Status Mask Register

VECS_HWSTAM - VECS Hardware Status Mask Register								
Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	VideoEnhancementCS							
Default Value:	0xFFFFFFFF							
Access:	R/W							
Size (in bits):	32							
Trusted Type:	1							
Address:	1A098h							
Access: RO for Reserved Control bits								
The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask" bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write" (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.								
<b>Programming Notes</b>								
<ul style="list-style-type: none"> <li>To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).</li> <li>At most 1 bit can be unmasked at any given time.</li> </ul>								
DWord	Bit	Description						
0	31:0	<p><b>Hardware Status Mask Register</b></p> <table border="1"> <tr> <td>Default Value:</td><td>FFFFFFFh</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>Array of Masks</td></tr> </table> <p>refer to Table 4-4 in Interrupt Control Register section for bit definitions</p>	Default Value:	FFFFFFFh	Project:	All	Format:	Array of Masks
Default Value:	FFFFFFFh							
Project:	All							
Format:	Array of Masks							

## VECS IDLE Max Count

VECS_PWRCTX_MAXCNT - VECS IDLE Max Count												
DWord	Bit	Description										
0	31:20	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ						
Project:	All											
Format:	MBZ											
	19:0	<p><b>MFX IDLE Wait Time</b></p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Max Count</td> </tr> </table> <p>Specifies how long the command stream should wait before ensuring the pipe is IDLE and to let power management hardware know</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00040h</td> <td>[Default]</td> <td>0x00040 * 0.64us ~ 41us wait time</td> </tr> </tbody> </table>	Project:	All	Format:	Max Count	Value	Name	Description	00040h	[Default]	0x00040 * 0.64us ~ 41us wait time
Project:	All											
Format:	Max Count											
Value	Name	Description										
00040h	[Default]	0x00040 * 0.64us ~ 41us wait time										
		<p><b>Programming Notes</b></p> <p>This is only useable if bit 0 of the PC_PSMI_CTRL is clear</p>										

## VECS Instruction Parser Mode Register

VECS_INSTPM - VECS Instruction Parser Mode Register			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: R/W Size (in bits): 32			
Address: 1A0C0h-1A0C3h			
The VECS_INSTPM register is used to control the operation of the VECS Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, "Synchronizing Flush" operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions.			
Programming Notes			
All reserved bits are implemented			
DWord	Bit	Description	
0	31:16	<b>Masks</b>	
		Format:	Mask[15:0]
		These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.	
	15:11	<b>Reserved</b>	
10	10	Project:	All
		Format:	MBZ
		<b>Implied Atomic Fences To Write Fences</b>	
		Project:	CHV, BSW
9	9	Format:	U1
		If set, all implied atomic fences generated by HW during various operations (Flushes, Context Switch) are converted to regular write fences. Setting this bit will affect data ordering functionality and must be only used in debug mode. When reset HW behaves as expected.	
		Programming Notes	
		This bit is not context save and restored. SW must set this bit through the Work Around Batch buffer in to retain through standby and set this bit on each context submission.	Project CHV, BSW
<b>Reserved</b>			
9	9	Project:	CHV, BSW
		Format:	MBZ

## VECS\_INSTPM - VECS Instruction Parser Mode Register

	8:7	<b>Reserved</b>	
		Format:	MBZ
	6:5	<b>Reserved</b>	
		Project:	CHV, BSW
		Format:	MBZ
	4:0	<b>Reserved</b>	

## VECS Interrupt Mask Register

VECS_IMR - VECS Interrupt Mask Register			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0xFFFFFFFF Access: R/W Size (in bits): 32			
Address: 1A0A8h			
The IMR register is used by software to control which Interrupt Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. "Masked" bits will not be reported in the IIR and therefore cannot generate CPU interrupts.			
DWord	Bit	Description	
0	31:0	<b>Interrupt Mask Bits</b> Project: All Format: Array of interrupt mask bits Refer to Table 4-4 in Interrupt Control Register section for bit definitions	
		This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR.	
Value		Name	Description
FFFF FFFFh		[Default]	
0h		Not Masked	Will be reported in the IIR
1h		Masked	Will not be reported in the IIR

## VECS Mode Register for Software Interface

<b>VECS_MI_MODE - VECS Mode Register for Software Interface</b>										
Register Space:	MMIO: 0/2/0									
Project:	CHV, BSW									
Source:	VideoEnhancementCS									
Default Value:	0x00000200 CHV, BSW									
Access:	R/W									
Size (in bits):	32									
Address:	1A09Ch-1A09Fh									
The MI_MODE register contains information that controls software interface aspects of the command parser										
DWord	Bit	Description								
0	31:16	<p><b>Masks</b> A "1" in a bit in this field allows the modification of the corresponding bit in Bits 15:0</p>								
	15	<p><b>Suspend Flush</b></p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Mask:</td><td>MMIO(0x209c)#31</td></tr> </table>	Project:	All	Mask:	MMIO(0x209c)#31				
Project:	All									
Mask:	MMIO(0x209c)#31									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>No Delay</td><td>HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well</td></tr> <tr> <td>1h</td><td>Delay Flush</td><td>Suspend flush is active</td></tr> </tbody> </table>	Value	Name	Description	0h	No Delay	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well	1h	Delay Flush	Suspend flush is active
Value	Name	Description								
0h	No Delay	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well								
1h	Delay Flush	Suspend flush is active								
14:12	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ							
Format:	MBZ									
11	<p><b>Invalidate UHPT Enable</b> If bit set H/W clears the valid bit of BCS_UHPT (4134h, bit 0) when current active head pointer is equal to UHPT.</p>									
10	<p><b>Atomic Read Return for MI_COPY_MEM_MEM</b></p> <table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table>	Project:	CHV, BSW	Format:	U1					
Project:	CHV, BSW									
Format:	U1									
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable <b>[Default]</b></td><td>Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.</td></tr> <tr> <td>1h</td><td>Enable</td><td>Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.</td></tr> </tbody> </table>	Value	Name	Description	0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.	1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.
Value	Name	Description								
0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.								
1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.								

## VECS\_MI\_MODE - VECS Mode Register for Software Interface

	9	<b>Ring Idle (Read Only Status bit)</b> <i>Writes to this bit are not allowed.</i>						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Parser not idle</td> </tr> <tr> <td>1</td> <td>Parser idle <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	Parser not idle	1	Parser idle <b>[Default]</b>
Value	Name							
0	Parser not idle							
1	Parser idle <b>[Default]</b>							
	8	<b>Stop Ring</b> 0 = Normal Operation. 1 = Parser is turned off. Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. <i>Software must clear this bit for Ring to resume normal operation.</i>						
	7:0	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							

## VECS PREEMPTION HINT UDW

<b>VECS_PREEMPTION_HINT_UDW - VECS PREEMPTION HINT UDW</b>				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoEnhancementCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	1A4C8h			
This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to MI_ARB_CHECK command called Preemption Hint Address.				
<b>Programming Notes</b>				
<b>Programming Restriction:</b> This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHK in command stream.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
15:0	<b>Preempted Hint Address Upper DWORD</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">GraphicsAddress[47:32]</td></tr> </table> <p>This field contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the batch buffer when Preemption Hint is set to Batch Buffer. This field is not valid when Preemption Hint is set to Ring Buffer.</p>	Format:	GraphicsAddress[47:32]	
Format:	GraphicsAddress[47:32]			

## VECS Reported Timestamp Count

VECS_TIMESTAMP - VECS Reported Timestamp Count						
DWord	Bit	Description				
0	63:36	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	35:0	<p><b>TimeStampValue</b></p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U36</td></tr> </table> <p>This register toggles every 80 ns. The upper 28 bits are zero.</p>	Project:	All	Format:	U36
Project:	All					
Format:	U36					

## VECS Reset Control Register

VECS_RESET_CTRL - VECS Reset Control Register				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: R/W Size (in bits): 32				
Address: 1A0D0h				
This register is to be used to control soft reset.				
DWord	Bit	Description		
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]
Format:	Mask[15:0]			
15:2	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
1	<b>Ready for Reset</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates video enhancement engine is ready for reset. This bit gets cleared on engine reset or when Soft Reset In progress is cleared.</p>	Format:	U1	
Format:	U1			
0	<b>Request Reset</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates SW wishes to reset the video enhancement engine. On seeing this bit set Command Streamer will take appropriate action and set Ready For Reset status bit. This bit gets cleared on engine reset. This bit can also be cleared by writing "0" to this bit, this mode of clearing must be only used in debug and validation mode.</p>	Format:	U1	
Format:	U1			

## VECS Semaphore Polling Interval on Wait

<b>VECS_SEMA_WAIT_POLL - VECS Semaphore Polling Interval on Wait</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoEnhancementCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	1A24Ch	
<p>The SEMA_WAIT_POLL register contains Poll Interval field which specifies the minimum number of microseconds allowed for command streamer to wait before re-fetching the data from the address mentioned in the MI_SEMAPHORE_WAIT command on WAIT Mode set to POLL until the condition is satisfied while the context is not switched out. When value of 0 is written the poll interval will be equal to the memory latency of the read completion.</p>		
DWord	Bit	Description
0	31:21	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> MBZ
	20:0	<b>Poll Interval</b> Minimum number of micro-seconds allowed

## VECS Sleep State and PSMI Control

VECS_PSMI_CTRL - VECS Sleep State and PSMI Control			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1			
Address: 1A050h			
This register is to be used to control all aspects of PSMI and power saving functions.			
DWord	Bit	Description	
0	31:16	<b>Mask Bits</b>	
		Format:	Mask[15:0]
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)	
	15:13	<b>Reserved</b>	
		Project:	All
		Format:	MBZ
12	12	<b>Reserved</b>	
		Project:	CHV, BSW
		Format:	MBZ
	11:5	<b>Reserved</b>	
		Format:	MBZ
4	<b>GO Indicator</b>		
		Project:	All
		Access:	RO
		Format:	GO
		This is a read only field. Writing to this bit is undefined. To simplify power saving and soft reset flows, the power management hardware has the ability to block all pending memory cycles of the render pipe. When GO=0, all cycles are blocked. All CPD enter/exit and RC6 enter/exit has this bit set to 0.	
Value	Name	Description	Project
0h	Disable <b>[Default]</b>	All pending memory read cycles are complete. No new cycles permitted except for power context or PSMI cycles	All
1h	Enable	Normal execution	All

## VECS\_PSMI\_CTRL - VECS Sleep State and PSMI Control

		<b>IDLE Indicator</b>								
	3	<table border="1"> <tr> <td>Default Value:</td><td>0h Render is assumed NOT IDLE coming out of reset</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>IDLE</td></tr> </table> <p>This is a read only field. Writing to this bit is undefined. This indicates what power management thinks what state the render pipe is in. That is, if set, the full handshake between render and power management has occurred and most likely the render clocks are currently turned off.</p>	Default Value:	0h Render is assumed NOT IDLE coming out of reset	Project:	All	Access:	RO	Format:	IDLE
Default Value:	0h Render is assumed NOT IDLE coming out of reset									
Project:	All									
Access:	RO									
Format:	IDLE									
	2	<b>IDLE Flush Disable</b> <table border="1"> <tr> <td>Default Value:</td><td>0h Flush Enabled</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>Disable</td></tr> </table> <p>For normal execution, before telling the power management hardware that the render pipe is IDLE, inserts a pipelined flush after the top of the pipe (command stream) is IDLE for MAXCNT (0x2054). Setting this bit disables the flush. After MAXCNT is reached, the command streamer will immediately send the IDLE indicator to power management.</p>	Default Value:	0h Flush Enabled	Project:	All	Format:	Disable		
Default Value:	0h Flush Enabled									
Project:	All									
Format:	Disable									
	1	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	0	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table>	Project:	All						
Project:	All									

## VECS Threshold for the Counter of Video Enhancement Engine

VECS_CTR_THRSH - VECS Threshold for the Counter of Video Enhancement Engine				
Register Space:	MMIO: 0/2/0			
Project:	CHV, BSW			
Source:	VideoEnhancementCS			
Default Value:	0x00150000			
Access:	R/W			
Size (in bits):	32			
Address:	1A17Ch			
DWord	Bit	Description		
0	31:0	<p><b>Threshold Value</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00150000h</td></tr> </table> <p>The value in this register reflects the number of clocks the bit stream decode engine is expected to run. If the value is exceeded the counter is reset and an interrupt may be enabled in the device.</p>	Default Value:	00150000h
Default Value:	00150000h			

## VEO Current Pipe 0 XY Register

<b>VEO_CURRENT0_XY - VEO Current Pipe 0 XY Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoEnhancementCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	08854h	
Address:	08954h	
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>Current Input Pipe 0 X</b>
		Default Value: 0h
	15	<b>Reserved</b>
	14:0	<b>Current Input Pipe 0 Y</b>
		Default Value: 0h

## VEO DN Pipe 0 XY Register

VEO_DN0_XY - VEO DN Pipe 0 XY Register		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>DN Pipe 0 X</b>
		Default Value: 0h dn_input_x[13:0]
	15	<b>Reserved</b>
	14:0	<b>DN Pipe 0 Y</b>
		Default Value: 0h dn_input_y[14:0]

## VEO DN Pipe 1 XY Register

VEO_DN1_XY - VEO DN Pipe 1 XY Register		
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1		
Address: 08850h		
Address: 08950h		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>DN Pipe 1 X</b>
	15	<b>Reserved</b>
	14:0	<b>DN Pipe 1 Y</b>

Default Value:	0h
----------------	----

Default Value:	0h
----------------	----

## VEO DV Count Register

VEO_DV_COUNT - VEO DV Count Register		
DWord	Bit	Description
0	31:24	<b>Pipe1 Motion History DV/Hold Maxcount</b>
		Default Value: 0h
	23:16	<b>Pipe1 Pixel History DV/Hold Maxcount</b>
		Default Value: 0h
0	15:8	<b>Pipe0 Motion History DV/Hold Maxcount</b>
		Default Value: 0h
0	7:0	<b>Pipe0 Pixel History DV/Hold Maxcount</b>
		Default Value: 0h

## VEO DV Hold Register

VEO_DVHOLD - VEO DV Hold Register		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	VideoEnhancementCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	0885Ch	
Address:	0895Ch	
Datavalid/Hold signals for VEO interface		
DWord	Bit	Description
0	31	<b>vdn_p0_veo_pixel_dv</b> Default Value: 0h
	30	<b>veo_vdn_p0_pixel_hold</b> Default Value: 0h
	29	<b>vdn_p0_veo_mh_dv</b> Default Value: 0h
	28	<b>veo_vdn_p0_mh_hold</b> Default Value: 0h
	27	<b>vdn_p0_veo_bne_luma_dv</b> Default Value: 0h
	26	<b>veo_vdn_p0_bne_luma_hold</b> Default Value: 0h
	25	<b>vdn_p0_veo_bne_chroma_dv</b> Default Value: 0h
	24	<b>veo_vdn_p0_bne_chroma_hold</b> Default Value: 0h
	23	<b>vdi_p0_veo_pixel_dv</b> Default Value: 0h
	22	<b>veo_vdi_p0_pixel_hold</b> Default Value: 0h
	21	<b>vdi_p0_veo_stmm_dv</b> Default Value: 0h

## VEO\_DVHOLD - VEO DV Hold Register

	20	<b>veo_vdi_p0_stmm_hold</b>	
		Default Value:	0h
	19	<b>vdi_p0_veo_fmd_dv</b>	
		Default Value:	0h
	18	<b>veo_vdi_p0_fmd_hold</b>	
		Default Value:	0h
	17	<b>Reserved</b>	
		Default Value:	0h
	16	<b>Reserved</b>	
		Default Value:	0h
	15	<b>vdn_p1_veo_pixel_dv</b>	
		Default Value:	0h
	14	<b>veo_vdn_p1_pixel_hold</b>	
		Default Value:	0h
	13	<b>vdn_p1_veo_mh_dv</b>	
		Default Value:	0h
	12	<b>veo_vdn_p1_mh_hold</b>	
		Default Value:	0h
	11	<b>vdn_p1_veo_bne_luma_dv</b>	
		Default Value:	0h
	10	<b>veo_vdn_p1_bne_luma_hold</b>	
		Default Value:	0h
	9	<b>vdn_p1_veo_bne_chroma_dv</b>	
		Default Value:	0h
	8	<b>veo_vdn_p1_bne_chroma_hold</b>	
		Default Value:	0h
	7	<b>vdi_p1_veo_pixel_dv</b>	
		Default Value:	0h
	6	<b>veo_vdi_p1_pixel_hold</b>	
		Default Value:	0h
	5	<b>vdi_p1_veo_stmm_dv</b>	
		Default Value:	0h
	4	<b>veo_vdi_p1_stmm_hold</b>	
		Default Value:	0h
	3	<b>vdi_p1_veo_fmd_dv</b>	

## VEO\_DVHOLD - VEO DV Hold Register

		Default Value:	0h
2	<b>veo_vdi_p1_fmd_hold</b>	Default Value:	0h
1	<b>Reserved</b>	Default Value:	0h
0	<b>Reserved</b>	Default Value:	0h

## VEO Previous Pipe 0 XY Register

VEO_PREVIOUS0_XY - VEO Previous Pipe 0 XY Register		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>Previous Input Pipe 0 X</b>
	15	<b>Reserved</b>
	14:0	<b>Previous Input Pipe 0 Y</b>

Register Space: MMIO: 0/2/0  
Project: CHV, BSW  
Source: VideoEnhancementCS  
Default Value: 0x00000000  
Access: RO  
Size (in bits): 32  
Trusted Type: 1

Address: 08858h  
Address: 08958h

## VF Scratch Pad

VFSKPD - VF Scratch Pad															
DWord	Bit	Description													
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All bits implemented)</p>	Format:	Mask[15:0]											
Format:	Mask[15:0]														
	15	<b>Reserved</b>													
	14:12	<b>Reserved</b>													
	11	<b>Reserved</b>													
	10	<b>Reserved</b>													
	9	<b>Reserved</b>													
	8	<p><b>End Offset Guardband Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Enable [Default]</td> <td>When 3DPRIMITIVE.End Offset Enable is set to 1, VF will use the guardband to determine when a draw call can be pre-empted. VF will not allow pre-emption in the guardband region.</td> </tr> <tr> <td>1h</td> <td>Disable</td> <td>When set to Disable, there will not be any preemption or GB consideration for autodraw (3DPRIMITIVE.End Offset Enable set to 1).</td> </tr> </tbody> </table>	Project:	CHV, BSW	Format:	U1	Value	Name	Description	0h	Enable [Default]	When 3DPRIMITIVE.End Offset Enable is set to 1, VF will use the guardband to determine when a draw call can be pre-empted. VF will not allow pre-emption in the guardband region.	1h	Disable	When set to Disable, there will not be any preemption or GB consideration for autodraw (3DPRIMITIVE.End Offset Enable set to 1).
Project:	CHV, BSW														
Format:	U1														
Value	Name	Description													
0h	Enable [Default]	When 3DPRIMITIVE.End Offset Enable is set to 1, VF will use the guardband to determine when a draw call can be pre-empted. VF will not allow pre-emption in the guardband region.													
1h	Disable	When set to Disable, there will not be any preemption or GB consideration for autodraw (3DPRIMITIVE.End Offset Enable set to 1).													
	7	<p><b>Guardband Disable</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Enable [Default]</td> <td>VF will use the guardband to determine when a draw call can be pre-empted. VF will not allow pre-emption in the guardband region.</td> </tr> <tr> <td>1h</td> <td>Disable</td> <td>VF will not use the guardband to determine when a draw call can be pre-empted. VF will allow pre-emption on any vertex in the draw call.</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	Enable [Default]	VF will use the guardband to determine when a draw call can be pre-empted. VF will not allow pre-emption in the guardband region.	1h	Disable	VF will not use the guardband to determine when a draw call can be pre-empted. VF will allow pre-emption on any vertex in the draw call.		
Format:	U1														
Value	Name	Description													
0h	Enable [Default]	VF will use the guardband to determine when a draw call can be pre-empted. VF will not allow pre-emption in the guardband region.													
1h	Disable	VF will not use the guardband to determine when a draw call can be pre-empted. VF will allow pre-emption on any vertex in the draw call.													

## VFSKPD - VF Scratch Pad

	6	<b>Reserved</b>									
	5	<b>TLB Prefetch Enable</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table>	Project:	CHV, BSW	Format:	U1					
Project:	CHV, BSW										
Format:	U1										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable [<b>Default</b>]</td> <td>The VF will generate prefetch of TLB when it is fetching sequential vertex data and four or fewer vertex buffers are valid.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>VF will disable prefetch of TLB entries.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable [ <b>Default</b> ]	The VF will generate prefetch of TLB when it is fetching sequential vertex data and four or fewer vertex buffers are valid.	1h	Enable	VF will disable prefetch of TLB entries.
Value	Name	Description									
0h	Disable [ <b>Default</b> ]	The VF will generate prefetch of TLB when it is fetching sequential vertex data and four or fewer vertex buffers are valid.									
1h	Enable	VF will disable prefetch of TLB entries.									
	4	<b>Reserved</b>									
	3	<b>Reserved</b>									
	2	<b>Vertex Cache Implicit Disable Inhibit</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table>	Format:	U1							
Format:	U1										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[<b>Default</b>]</td> <td>Allow VF to disable VS0 when Sequential index or Prim ID is a valid Element.</td> </tr> <tr> <td>1h</td> <td></td> <td>VF never implicitly disables the vertex cache. Software must disable the VS0 Cache when required.</td> </tr> </tbody> </table>	Value	Name	Description	0h	[ <b>Default</b> ]	Allow VF to disable VS0 when Sequential index or Prim ID is a valid Element.	1h		VF never implicitly disables the vertex cache. Software must disable the VS0 Cache when required.
Value	Name	Description									
0h	[ <b>Default</b> ]	Allow VF to disable VS0 when Sequential index or Prim ID is a valid Element.									
1h		VF never implicitly disables the vertex cache. Software must disable the VS0 Cache when required.									
	1	<b>Disable Over Fetch Cache</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[<b>Default</b>]</td> <td>Cache will check for data in cache before making a request to memory</td> </tr> <tr> <td>1h</td> <td></td> <td>Always re-fetch new data from memory.</td> </tr> </tbody> </table>	Value	Name	Description	0h	[ <b>Default</b> ]	Cache will check for data in cache before making a request to memory	1h		Always re-fetch new data from memory.
Value	Name	Description									
0h	[ <b>Default</b> ]	Cache will check for data in cache before making a request to memory									
1h		Always re-fetch new data from memory.									
		<p style="text-align: center;"><b>Programming Notes</b></p> <p>Note that the Disable Multiple Miss Read squash bit must be cleared for Disable Over Fetch Cache to be set.</p>									
	0	<b>Disable Multiple Miss Read squash</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>Disable</td> </tr> </table>	Project:	CHV, BSW	Format:	Disable					
Project:	CHV, BSW										
Format:	Disable										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[<b>Default</b>]</td> <td>Allow VF to squash reads that are to the same cacheline for vertex buffer requests.</td> </tr> <tr> <td>1h</td> <td></td> <td>Disallow VF from squashing reads that are to the same cacheline for vertex buffer requests.</td> </tr> </tbody> </table>	Value	Name	Description	0h	[ <b>Default</b> ]	Allow VF to squash reads that are to the same cacheline for vertex buffer requests.	1h		Disallow VF from squashing reads that are to the same cacheline for vertex buffer requests.
Value	Name	Description									
0h	[ <b>Default</b> ]	Allow VF to squash reads that are to the same cacheline for vertex buffer requests.									
1h		Disallow VF from squashing reads that are to the same cacheline for vertex buffer requests.									

## VFW Credit Count Register

VFW_CREDIT_CNT - VFW Credit Count Register							
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: VideoEnhancementCS Default Value: 0x00000002 CHV, BSW Access: RO Size (in bits): 32 Trusted Type: 1							
Address: 08810h Address: 08910h							
DWord	Bit	Description					
0	31:8	<b>Reserved</b>					
	7:0	<b>Credit Count</b> The number of outstanding credits between VFW and GAV. If zero VEBOX cannot proceed due to GAV not releasing credits. <table border="1" data-bbox="323 967 1475 1056"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>2h</td><td>[Default]</td><td>CHV, BSW</td></tr> </tbody> </table>	Value	Name	Project	2h	[Default]
Value	Name	Project					
2h	[Default]	CHV, BSW					

## VIC Virtual page Address Registers

VICTLB_VA - VIC Virtual page Address Registers				
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: RenderCS Default Value: 0x00000000 Access: RO Size (in bits): 32 Trusted Type: 1				
Address: 04900h-04903h				
These registers are directly mapped to the current Virtual Addresses in the VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB.)				
DWord	Bit	Description		
0	31:12	<p><b>Address</b></p> <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:12]</td></tr> </table> <p>Page virtual address.</p>	Format:	GraphicsAddress[31:12]
Format:	GraphicsAddress[31:12]			
11:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ	
Format:	MBZ			

## VIDEOBUSYCOUNTER

VIDEOBUSYCOUNTER - VIDEOBUSYCOUNTER						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	138124h					
SOXi Context Save/Restore : No The 40-bit HW counter will wrap around. The only clear condition is CZ reset. When 0x13_8104[15] is set to zero, bits 31:0 of the 40-bit counter are reported. When 0x13_8104[15] is set to one, its 39:8 of the 40-bit counter are reported. The units are CZ clock cycles. It is up to SW to periodically read this register and do a difference from the last time it was read. The primary usage for those registers for power characterization. 0x13_8104[7] controls if this register should count or if it should be gated: 0= clear, 1= count						
DWord	Bit	Description				
0	31:0	<b>VIDEOBUSYTIME</b> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> Render RC0 Residency Counter.	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Video Enhancement Mode Register

### VEBOX\_MODE - Video Enhancement Mode Register

Register Space:	MMIO: 0/2/0							
Project:	CHV, BSW							
Source:	VideoEnhancementCS							
Default Value:	0x00000000							
Access:	R/W							
Size (in bits):	32							
Trusted Type:	1							
Address:	1A29Ch							
DWord	Bit	Description						
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]				
	Format:	Mask[15:0]						
	15	<b>Exelist Enable</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Mask:</td> <td>MMIO#31</td> </tr> </table> <p>When set, software can utilize the exelist registers to load a context into hardware. When this bit is clear the exelist mechanism cannot be used. The ring must be loaded via MMIO access.</p>	Default Value:	0h	Project:	CHV, BSW	Mask:	MMIO#31
	Default Value:	0h						
	Project:	CHV, BSW						
	Mask:	MMIO#31						
	14	<b>Interrupt Steering Bit</b> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set, Command Streamer sends interrupt messages to the SHIM of the ON CHIP Micro Controller through message channel. When reset, Command Streamer sends the interrupt messages to Display Engine as config writes on GAM interface.</p>	Project:	CHV, BSW	Format:	U1		
	Project:	CHV, BSW						
	Format:	U1						
13:10	<b>Reserved</b> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ			
Project:	All							
Format:	MBZ							
9	<b>Per-Process GTT Enable</b> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Enable Per-Process GTT BS Mode Enable</td> </tr> </table>	Project:	All	Format:	Enable Per-Process GTT BS Mode Enable			
Project:	All							
Format:	Enable Per-Process GTT BS Mode Enable							

## VEBOX\_MODE - Video Enhancement Mode Register

<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th><th style="width: 10%;">Name</th><th colspan="2">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>PPGTT Disable [Default]</td><td colspan="2">When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space in Basic Scheduler Mode.</td></tr> <tr> <td>1h</td><td>PPGTT Enable</td><td colspan="2" rowspan="2">When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.</td></tr> </tbody> </table>				Value	Name	Description		0h	PPGTT Disable [Default]	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space in Basic Scheduler Mode.		1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.	
Value	Name	Description													
0h	PPGTT Disable [Default]	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space in Basic Scheduler Mode.													
1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.													
<b>Programming Notes</b>															
This bit is used for enabling PPGTT access in Ring Buffer mode of scheduling. Privilege field in context descriptor states the same in Execlist mode of scheduling. This field should be set before programming PDP0/1/2/3 registers in order to set the PPGTT translation of memory access.			Project												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Project:</td><td style="width: 10%;">CHV, BSW</td></tr> </table>			Project:	CHV, BSW	CHV, BSW										
Project:	CHV, BSW														
<b>8 Reserved</b>															
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Project:</td><td style="width: 10%;">CHV, BSW</td></tr> </table>			Project:	CHV, BSW											
Project:	CHV, BSW														
<b>7 64Bit Virtual Addressing Enable</b>															
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Project:</td><td style="width: 10%;">CHV, BSW</td></tr> </table>			Project:	CHV, BSW											
Project:	CHV, BSW														
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Format:</td><td style="width: 10%;">Enable</td></tr> </table>			Format:	Enable											
Format:	Enable														
Per-Process GTT Enable															
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th><th style="width: 10%;">Name</th><th colspan="2">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>64Bit Virtual Addressing Disable [Default]</td><td colspan="2">When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.</td></tr> </tbody> </table>				Value	Name	Description		0h	64Bit Virtual Addressing Disable [Default]	When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.					
Value	Name	Description													
0h	64Bit Virtual Addressing Disable [Default]	When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.													
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Project:</td><td style="width: 10%;">All</td></tr> </table>			Project:	All	Project										
Project:	All														
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Format:</td><td style="width: 10%;">All</td></tr> </table>				Format:	All										
Format:	All														
<b>Programming Notes</b>															
This bit is only valid when PPGTT is enabled in ring buffer mode of scheduling. Context Descriptor has a similar bit to control 64bit virtual addressing in execlist mode of scheduling. Irrespective of this field set or clear virtual addresses translated through GTT are always 32Bit. This field should be programmed before enabling PPGTT access. When this field is not set or for GTT virtual addresses, Graphics Address [47:32] field of any commands or register exercised by SW should be programmed to 0x0.															
64 Bit Virtual Addressing is not supported on CHV, BSW and must not be set.															
<b>6:5 Reserved</b>															
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Project:</td><td style="width: 10%;">All</td></tr> </table>			Project:	All											
Project:	All														
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Format:</td><td style="width: 10%;">MBZ</td></tr> </table>			Format:	MBZ											
Format:	MBZ														
<b>4 Reserved</b>															
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Project:</td><td style="width: 10%;">CHV, BSW</td></tr> </table>			Project:	CHV, BSW											
Project:	CHV, BSW														
<b>3:1 Reserved</b>															
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Project:</td><td style="width: 10%;">CHV, BSW</td></tr> </table>			Project:	CHV, BSW											
Project:	CHV, BSW														
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Format:</td><td style="width: 10%;">MBZ</td></tr> </table>			Format:	MBZ											
Format:	MBZ														

## VEBOX\_MODE - Video Enhancement Mode Register

0

**Privilege Check Disable**

Project:	CHV, BSW
Format:	Enable

This field when set, disables Privilege Violation checks on non-privileged batch buffers. When set Privileged commands are allowed to be executed from non-privileged batch buffers.

## Video Mode Register

MFX_MODE - Video Mode Register								
DWord	Bit	Description						
0	31:16	<p><b>Mask Bits</b></p> <table border="1"> <tr> <td>Format:</td> <td>Mask[15:0]</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Format:	Mask[15:0]				
Format:	Mask[15:0]							
	15	<p><b>Exelist Enable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Mask:</td> <td>MMIO#31</td> </tr> </table> <p>When set, software can utilize the exelist registers to load a context into hardware. When this bit is clear the Execution List mechanism cannot be used. The ring must be loaded via MMIO access.</p> <p><b>Programming Notes</b></p> <p>This bit is not intended to be changed dynamically. Changing the value of this bit while rendering is in progress will have UNDEFINED results. This bit should be changed only after a full reset and before submitting any commands to the device</p>	Default Value:	0h	Project:	CHV, BSW	Mask:	MMIO#31
Default Value:	0h							
Project:	CHV, BSW							
Mask:	MMIO#31							
	14	<p><b>Interrupt Steering Bit</b></p> <table border="1"> <tr> <td>Project:</td> <td>CHV, BSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set, Command Streamer sends interrupt messages to the SHIM of the ON CHIP Micro Controller through message channel. When reset, Command Streamer sends the interrupt messages to Display Engine as config writes on GAM interface.</p>	Project:	CHV, BSW	Format:	U1		
Project:	CHV, BSW							
Format:	U1							
	13:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ		
Project:	All							
Format:	MBZ							

## MFX\_MODE - Video Mode Register

	9	<b>Per-Process GTT Enable</b>									
		<table border="1"> <tr> <td>Format:</td><td colspan="2">Enable Per-Process GTT BS Mode Enable</td></tr> </table>	Format:	Enable Per-Process GTT BS Mode Enable							
Format:	Enable Per-Process GTT BS Mode Enable										
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>PPGTT Disable <b>[Default]</b></td><td>When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.</td></tr> <tr> <td>1h</td><td>PPGTT Enable</td><td>When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.</td></tr> </tbody> </table>	Value	Name	Description	0h	PPGTT Disable <b>[Default]</b>	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.	1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.
Value	Name	Description									
0h	PPGTT Disable <b>[Default]</b>	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.									
1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.									
		<p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit is used for enabling PPGTT access in Ring Buffer mode of scheduling. Privilege field in context descriptor states the same in Execlist Mode of scheduling. This field should be set before programming PDP0/1/2/3 registers in order to set the PPGTT translation of memory access.</p>									
	8	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW										
	7	<b>64Bit Virtual Addressing Enable</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW										
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable							
Format:	Enable										
		<p>Per-Process GTT Enable</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>64Bit Virtual Addressing Disable <b>[Default]</b></td><td>When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.</td></tr> </tbody> </table>	Value	Name	Description	0h	64Bit Virtual Addressing Disable <b>[Default]</b>	When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.			
Value	Name	Description									
0h	64Bit Virtual Addressing Disable <b>[Default]</b>	When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.									
		<p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit is only valid when PPGTT is enabled in ring buffer mode of scheduling. Context Descriptor has a similar bit to control 64bit virtual addressing in execlist mode of scheduling. Irrespective of this field set or clear virtual addresses translated through GTT are always 32Bit. This field should be programmed before enabling PPGTT access. When this field is not set or for GTT virtual addresses, Graphics Address [47:32] field of any commands or register exercised by SW should be programmed to 0x0.</p>									
		<p>64 Bit Virtual Addressing is not supported on CHV, BSW and must not be set.</p>									
	6:5	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table>	Project:	All							
Project:	All										
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ							
Format:	MBZ										
	4	<b>Reserved</b>									
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> </table>	Project:	CHV, BSW							
Project:	CHV, BSW										

## MFX\_MODE - Video Mode Register

	3:1	<b>Reserved</b>
		Project: CHV, BSW
		Format: MBZ
	0	<b>Privilege Check Disable</b>
		Project: CHV, BSW
		Format: Enable
		This field when set, disables Privilege Violation checks on non-privileged batch buffers. When set Privileged commands are allowed to be executed from non-privileged batch buffers.

## VS Invocation Counter

VS_INVOCATION_COUNT - VS Invocation Counter		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02320h	
Valid Projects:		
This register stores the value of the vertex count shaded by VS. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:32	<b>VS Invocation Count Report UDW</b> Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)
	31:0	<b>VS Invocation Count Report LDW</b> Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)

## Wait For Event and Display Flip Flags Register

### SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

Register Space:	MMIO: 0/2/0
Project:	CHV, BSW
Source:	PRM
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32

Address:	022D0h
Name:	RCS Wait For Event and Display Flip Flags Register
ShortName:	RCS_SYNC_FLIP_STATUS
Valid Projects:	CHV, BSW

Address:	122D0h-122D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT0

Address:	1A2D0h-1A2D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VECSUNIT

Address:	1C2D0h-1C2D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT1

Address:	222D0h
Name:	BCS Wait For Event and Display Flip Flags Register
ShortName:	BCS_SYNC_FLIP_STATUS
Valid Projects:	CHV, BSW

This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.

#### Programming Notes

**Programming Restriction:** This register should NEVER be programmed by SW, this is for HW internal use only.

DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Format:	MBZ
	30	<b>Display Plane A Asynchronous Display Flip Pending</b>	
		Format:	Enable

## **SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register**

	This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).		
29	<b>Display Plane A Synchronous Flip Display Pending</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
28	<b>Display Sprite A Synchronous Flip Display Pending</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
27	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
26	<b>Display Plane B Asynchronous Display Flip Pending</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
25	<b>Display Plane B Synchronous Flip Display Pending</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
24	<b>Display Sprite B Synchronous Flip Display Pending</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		

## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

23	<b>Reserved</b>	
	Source:	BlitterCS
	Format:	MBZ
23	<b>Display Plane A Asynchronous Performance Flip Pending Wait Enable</b>	
	Source:	RenderCS
	Format:	Enable
	<p>This field enables a wait for the duration of a Display Plane A Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	
22	<b>Display Plane A Asynchronous Flip Pending Wait Enable</b>	
	Format:	Enable
	<p>This field enables a wait for the duration of a Display Plane A Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	
21	<b>Display Plane A Synchronous Flip Pending Wait Enable</b>	
	Format:	Enable
	<p>This field enables a wait for the duration of a Display Plane A Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	
20	<b>Display Sprite A Synchronous Flip Pending Wait Enable</b>	
	Format:	Enable
	<p>This field enables a wait for the duration of a Display Sprite A Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	
19	<b>Reserved</b>	
	Format:	MBZ
18	<b>Display Pipe A Scan Line Wait Enable</b>	
	Format:	Enable
	<p>This field enables a wait while a Display Pipe A Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>	

## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

17	<b>Display Pipe A Vertical Blank Wait Enable</b>	
	Format:	Enable
	This field enables a wait until the next Display Pipe A Vertical Blank event occurs. This event is defined as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).	
16	<b>Reserved</b>	
	Project:	CHV, BSW
	Format:	MBZ
15	<b>Reserved</b>	
	Source:	BlitterCS
	Format:	MBZ
15	<b>Display Plane B Asynchronous Performance Flip Pending Wait Enable</b>	
	Source:	RenderCS
	Format:	Enable
	This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
14	<b>Display Plane B Asynchronous Flip Pending Wait Enable</b>	
	Format:	Enable
	This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
13	<b>Display Plane B Synchronous Flip Pending Wait Enable</b>	
	Format:	Enable
	This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
12	<b>Display Sprite B Synchronous Flip Pending Wait Enable</b>	
	Format:	Enable

## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

		This field enables a wait for the duration of a Display Sprite B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.				
11	<b>Reserved</b>	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					
10	<b>Display Pipe B Scan Line Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable					
9	<b>Display Pipe B Vertical Blank Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is defined as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>	Format:	Enable		
Format:	Enable					
8	<b>Reserved</b>	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Project:</td> <td style="padding: 2px;">CHV, BSW</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
7:5	<b>Reserved</b>	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					
4:0	<b>Reserved</b>	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Project:</td> <td style="padding: 2px;">CHV, BSW</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					

## Wait For Event and Display Flip Flags Register 1

<b>SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1</b>						
Register Space:	MMIO: 0/2/0					
Project:	CHV, BSW					
Source:	PRM					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	022D4h					
Name:	RCS Wait For Event and Display Flip Flags Register 1					
ShortName:	RCS_SYNC_FLIP_STATUS_1					
Address:	122D4h-122D7h					
Name:	Wait For Event and Display Flip Flags Register 1					
ShortName:	SYNC_FLIP_STATUS_1_VCSUNIT0					
Address:	1A2D4h-1A2D7h					
Name:	Wait For Event and Display Flip Flags Register 1					
ShortName:	SYNC_FLIP_STATUS_1_VECSUNIT					
Address:	1C2D4h-1C2D7h					
Name:	Wait For Event and Display Flip Flags Register 1					
ShortName:	SYNC_FLIP_STATUS_1_VCSUNIT1					
Address:	222D4h					
Name:	BCS Wait For Event and Display Flip Flags Register 1					
ShortName:	BCS_SYNC_FLIP_STATUS_1					
Valid Projects:	CHV, BSW					
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.						
DWord	Bit	Description				
0	31:27	<b>Reserved</b>				
	26	<b>Display Sprite C3 Synchronous Flip Pending Wait Enable</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
		This field enables a wait for the duration of a Display Sprite C3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.				

## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

		<b>Display Sprite C3 Synchronous Flip Display Pending</b>				
	25	<table border="1" style="width: 100%;"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables a wait for the duration of a Display Sprite C3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
	24	<b>Display Sprite B3 Synchronous Flip Pending Wait Enable</b> <table border="1" style="width: 100%;"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables a wait for the duration of a Display Sprite B3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
<hr/>						
	23	<b>Display Sprite B3 Synchronous Flip Display Pending</b> <table border="1" style="width: 100%;"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables a wait for the duration of a Display Sprite B3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
<hr/>						
	22	<b>Display Sprite A3 Synchronous Flip Pending Wait Enable</b> <table border="1" style="width: 100%;"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables a wait for the duration of a Display Sprite A3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
<hr/>						
	21	<b>Display Sprite A3 Synchronous Flip Display Pending</b> <table border="1" style="width: 100%;"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables a wait for the duration of a Display Sprite A3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					

## **SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1**

20	<b>Display Sprite C2 Synchronous Flip Pending Wait Enable</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW				
Format:	Enable				
	<p>This field enables a wait for the duration of a Display Sprite C2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>				
<hr/>					
19	<b>Display Sprite C2 Synchronous Flip Display Pending</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW				
Format:	Enable				
	<p>This field enables a wait for the duration of a Display Sprite C2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>				
<hr/>					
18	<b>Display Sprite B2 Synchronous Flip Pending Wait Enable</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW				
Format:	Enable				
	<p>This field enables a wait for the duration of a Display Sprite B2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>				
<hr/>					
17	<b>Display Sprite B2 Synchronous Flip Display Pending</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW				
Format:	Enable				
	<p>This field enables a wait for the duration of a Display Sprite B2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>				
<hr/>					
16	<b>Display Sprite A2 Synchronous Flip Pending Wait Enable</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW				
Format:	Enable				
	<p>This field enables a wait for the duration of a Display Sprite A2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>				

## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

	15	<b>Display Sprite A2 Synchronous Flip Display Pending</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
		<p>This field enables a wait for the duration of a Display Sprite A2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>				
	14	<b>Display Plane C Scan Line Event Pending</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
		<p>This field indicates scan line event operation is pending from Display Plane-C. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-C and gets reset on scan line event completion for Display Plane-C.</p>				
	13	<b>Display Plane B Scan Line Event Pending</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
		<p>This field indicates scan line event operation is pending from Display Plane-B. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-B and gets reset on scan line event completion for Display Plane-B.</p>				
	12	<b>Display Plane A Scan Line Event Pending</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	CHV, BSW	Format:	Enable
Project:	CHV, BSW					
Format:	Enable					
		<p>This field indicates scan line event operation is pending from Display Plane-A. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-A and gets reset on scan line event completion for Display Plane-A.</p>				
	11	<b>Reserved</b>				
		<table border="1"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					
	10	<b>Display Plane C Asynchronous Display Flip Pending</b>				
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable		
Format:	Enable					
		<p>This field enables a wait for the duration of a Display Plane C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>				

## **SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1**

9	<b>Display Plane C Syncronous Flip Display Pending</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable				
<b>8</b>					
8	<b>Display Sprite C Syncronous Flip Display Pending</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable				
<b>7</b>					
7	<b>Reserved</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Source:</td> <td style="padding: 2px;">BlitterCS</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Source:	BlitterCS	Format:	MBZ
Source:	BlitterCS				
Format:	MBZ				
<b>7</b>					
7	<b>Display Plane C Asynchronous Performance Flip Pending Wait Enable</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Source:</td> <td style="padding: 2px;">RenderCS</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Source:	RenderCS	Format:	Enable
Source:	RenderCS				
Format:	Enable				
<b>6</b>					
6	<b>Display Plane C Asynchronous Flip Pending Wait Enable</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable				
<b>5</b>					
5	<b>Display Plane C Syncronous Flip Pending Wait Enable</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable				

## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

	4	<b>Display Sprite C Syncronous Flip Pending Wait Enable</b>				
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable					
<b>Reserved</b>						
	3	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ		
Format:	MBZ					
<b>Display Pipe C Scan Line Wait Enable</b>						
	2	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables a wait while a Display Pipe C Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable					
<b>Display Pipe C Vertical Blank Wait Enable</b>						
	1	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is defined as the start of the next Display Pipe C vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>	Format:	Enable		
Format:	Enable					
<b>Reserved</b>						
	0	<table border="1" style="width: 100%;"> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	CHV, BSW	Format:	MBZ
Project:	CHV, BSW					
Format:	MBZ					

## Walkers Fault Register

WF_REG - Walkers Fault Register				
DWord	Bit	Description		
0	31:1	<b>Walkers Fault Register</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>00000000000000000000000000000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>All bits are only valid with bit[0]=1.</p>	Default Value:	00000000000000000000000000000000b
Default Value:	00000000000000000000000000000000b			
Access:	R/W			
	0	<b>Valid Bit</b>		
		<table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>This bit indicates that the first fault for this engine has been recorded. It can only be cleared by SW, which also clears the other fields.</p>	Default Value:	0b
Default Value:	0b			
Access:	R/W			

## WD\_WNIC\_MSG\_ADDR

<b>WD_WNIC_MSG_ADDR - WD_WNIC_MSG_ADDR</b>		
Register Space:	MMIO: 0/2/0	
Project:	CHV, BSW	
Source:	PRM	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	6E530h	
WNIC Message Address. This is a register within Gunit (CZ domain). Address uses the address as shown.		
DWord	Bit	Description
0	31:0	<b>Reserved</b>

## WGBOX State Arbitration Priority Control

APC - WGBOX State Arbitration Priority Control			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32			
DWord	Bit	Description	
0	31:9	<b>Reserved</b> Format:	MBZ

## WIDI LRA 0

WIDI_LRA_0 - WIDI LRA 0		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Default Value: 00b
	29:24	<b>WIDI LRA1 Max</b>
		Default Value: 110111b
		Access: R/W
		Maximum value of programmable LRA1.
	23:22	<b>Reserved</b>
		Default Value: 00b
		Access: RO
	21:16	<b>WIDI LRA1 Min</b>
		Default Value: 100000b
		Access: R/W
		Minimum value of programmable LRA1.
	15:14	<b>Reserved</b>
		Default Value: 00b
		Access: RO
	13:8	<b>WIDI LRA0 Max</b>
		Default Value: 011111b
		Access: R/W
		Maximum value of programmable LRA0.
	7:6	<b>Reserved</b>
		Default Value: 00b
		Access: RO
	5:0	<b>WIDILRA0 Min</b>
		Default Value: 000000b
		Access: R/W
		Minimum value of programmable LRA0.

## WIDI LRA 1

WIDI_LRA_1 - WIDI LRA 1						
DWord	Bit	Description				
0	31:30	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00b	Access:	RO
Default Value:	00b					
Access:	RO					
29:28	<b>VMX</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should VMX use.</p>	Default Value:	00b	Access:	R/W	
Default Value:	00b					
Access:	R/W					
27:26	<b>BSP</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should BSP use.</p>	Default Value:	00b	Access:	R/W	
Default Value:	00b					
Access:	R/W					
25:24	<b>IME</b> <table border="1"> <tr> <td>Default Value:</td><td>01b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should IME/WRS use.</p>	Default Value:	01b	Access:	R/W	
Default Value:	01b					
Access:	R/W					
23:14	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0000000000b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0000000000b	Access:	RO	
Default Value:	0000000000b					
Access:	RO					
13:8	<b>Reserved</b>					
7:6	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	00b	Access:	RO	
Default Value:	00b					
Access:	RO					
5:0	<b>Reserved</b>					

## WIDI TLB Control Register

WTCR - WIDI TLB Control Register						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
DWord	Bit	Description				
0	31:1	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					
0	<b>Invalidate TLBs on the corresponding Engine</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					

## WRID\_VALID\_REG0

<b>WRID_VALID_REG0 - WRID_VALID_REG0</b>						
Register Space: MMIO: 0/2/0						
Project: CHV, BSW						
Source: PRM						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 04070h						
DWord	Bit	Description				
0	31:0	<p><b>WRID_VALID_REG0</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This register is for WRID Comparison usage. RO register with IA Access Type on DEV reset.  wrdp_wrid_valid_vector[31:0] There are 96 write buffer. Each bit indicate the buffer is valid if set.  Divide into 3 registers to accommodate all 96 deep</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## WRID\_VALID\_REG1

WRID_VALID_REG1 - WRID_VALID_REG1						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04074h						
DWord	Bit	Description				
0	31:0	<b>WRID_VALID_REG1</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td><td style="padding: 2px;">00000000h</td></tr> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> </table> <p>This register is for WRID Comparison usage. RO register with IA Access Type on DEV reset. wrdp_wrid_valid_vector[63:32] There are 96 write buffer. Each bit indicate the buffer is valid if set. Divide into 3 registers to accommodate all 96 deep.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## WRID\_VALID\_REG2

WRID_VALID_REG2 - WRID_VALID_REG2						
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x00000000 Size (in bits): 32						
Address: 04078h						
DWord	Bit	Description				
0	31:0	<p><b>WRID_VALID_REG2</b></p> <table border="1"> <tr> <td>Default Value:</td><td>00000000h</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table> <p>This register is for WRID Comparison usage. RO register with IA Access Type on DEV reset. wrdp_wrid_valid_vector[95:64] There are 96 write buffer. Each bit indicate the buffer is valid if set. Divide into 3 registers to accommodate all 96 deep.</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					

## Write Watermark

WR_WATERMARK - Write Watermark			
Register Space: MMIO: 0/2/0 Project: CHV, BSW Source: PRM Default Value: 0x000FFEA4 Size (in bits): 32			
DWord	Bit	Description	
0	31:20	<b>Extra Bits</b>	
		Default Value:	0000000000000b
		Access:	R/W
	19	<b>Watermark Timeout Enable</b>	
		Default Value:	1b
		Access:	R/W
0	18:8	<b>Watermark Timeout</b>	
		Default Value:	1111111110b
		Access:	R/W
		Number of clocks that the write pipe queue is allowed to keep a ready write cycle, without reads or writes to the queue. Once this value is met, and if the feature is enabled, the watermark is considered reached, and all pending write requests are issued.	
	7	<b>Watermark Enable</b>	
		Default Value:	1b
0	6:0	<b>Watermark Enable</b>	
		Access:	R/W
		Enable Write Request Grouping	
	6:0	<b>High Watermark</b>	
		Default Value:	0100100b
		Access:	R/W
0		This is the number of write requests to be collected before initiating a write burst. Once a burst is initiated, it continues until all the available writes are requested.	

## ZTLB LRA 0

ZTLB_LRA_0 - ZTLB LRA 0								
DWord	Bit	Description						
0	31:29	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>000b</td></tr> <tr> <td>Project:</td><td>CHV, BSW</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	000b	Project:	CHV, BSW	Access:	RO
Default Value:	000b							
Project:	CHV, BSW							
Access:	RO							
28:27	<b>STC LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>00b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Which LRA should STC use.	Default Value:	00b	Access:	R/W			
Default Value:	00b							
Access:	R/W							
26:18	<b>ZTLB LRA1 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>001000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA1.	Default Value:	001000000b	Access:	R/W			
Default Value:	001000000b							
Access:	R/W							
17:9	<b>ZTLB LRA0 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>000111111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Maximum value of programmable LRA0.	Default Value:	000111111b	Access:	R/W			
Default Value:	000111111b							
Access:	R/W							
8:0	<b>ZTLB LRA0 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>000000000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> Minimum value of programmable LRA0.	Default Value:	000000000b	Access:	R/W			
Default Value:	000000000b							
Access:	R/W							

## ZTLB LRA 1

ZTLB_LRA_1 - ZTLB LRA 1									
DWord	Bit	Description							
0	31	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td><td>0b</td></tr> <tr> <td>Access:</td><td>RO</td></tr> </table>	Default Value:	0b	Access:	RO			
Default Value:	0b								
Access:	RO								
30:29	<b>HIZ LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>01b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should HIZ use.</p>	Default Value:	01b	Access:	R/W				
Default Value:	01b								
Access:	R/W								
28:27	<b>RCZ LRA</b> <table border="1"> <tr> <td>Default Value:</td><td>10b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Which LRA should RCZ use.</p>	Default Value:	10b	Access:	R/W				
Default Value:	10b								
Access:	R/W								
26:18	<b>ZTLB LRA2 Max</b> <table border="1"> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA2.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>01111111b</td><td>[Default]</td><td>CHV, BSW</td></tr> </tbody> </table>	Access:	R/W	Value	Name	Project	01111111b	[Default]	CHV, BSW
Access:	R/W								
Value	Name	Project							
01111111b	[Default]	CHV, BSW							
17:9	<b>ZTLB LRA2 Min</b> <table border="1"> <tr> <td>Default Value:</td><td>01100000b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Minimum value of programmable LRA2.</p>	Default Value:	01100000b	Access:	R/W				
Default Value:	01100000b								
Access:	R/W								
8:0	<b>ZTLB LRA1 Max</b> <table border="1"> <tr> <td>Default Value:</td><td>01011111b</td></tr> <tr> <td>Access:</td><td>R/W</td></tr> </table> <p>Maximum value of programmable LRA1.</p>	Default Value:	01011111b	Access:	R/W				
Default Value:	01011111b								
Access:	R/W								