

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

 $(Autonomous)\\ (ISO/IEC-27001-2005\ Certified)$

WINTER – 12 EXAMINATION <u>Model Answer</u>

Subject Code: 12187

| Sr. No. | 1 | | |
|---------|---|--|--|
| | Microprocessor | Microcontroller | 4 Marks |
| 1. | Microprocessor does not have inbuilt RAM/ROM | Microcontroller Has inbuilt/on chip RAM and ROM | for Any 4 points |
| 2. | Does not have inbuilt timer and serial ports | Inbuilt Timer and serial ports available | |
| 3. | Program and data are stored in same memory | Separate memory to store data and program | (01 mark for each point) |
| 4. | Less multifunction pins on the IC | Many multi-function pins on the IC. | |
| 5. | Many instructions to read/write data from/ to External memory | Few instructions to read/write data from/to External memory. | |
| | TIMER CLK | PORTC PORTC PORTC | 4 marks for Neat and labeled diagram |
| | 2. 3. 4. 5. | 1. not have inbuilt RAM/ROM Does not have inbuilt timer and serial ports 3. Program and data are stored in same memory 4. Less multifunction pins on the IC 5. Many instructions to read/write data from/ to External memory | 1. not have inbuilt RAM/ROM ROM Does not have inbuilt timer and serial ports available 2. timer and serial ports 3. Program and data are stored in same memory 4. Less multifunction pins on the IC 5. Many instructions to read/write data from/ to External memory Does not have inbuilt inbuilt/ROM Inbuilt Timer and serial ports available Separate memory to store data and program Many multi-function pins on the IC. Few instructions to read/write data from/to External memory. |

| Ans. iii | ALP: | |
|------------|---|---------------------------------------|
| | Sample program: MOV A,#50H ADD A,#60 DAA MOV 41H, A END ;Load the first no. in Accumulator ;Add the second no. with Accumulator ;Adjust result to BCD ;Store the result in memory location 41H | 04 marks for relevant logic/ALP |
| Ans. iv | → PSENProgram store enable is the output control signal activated every 6 oscillator periods, while fetching the external program memory. It is the read strobe to external program memory. During the internal program execution it remains high. → EA External excess pin when held high, executes instruction from the internal program memory till address 0FFF H; beyond this address, the instructions are fetched from external program memory. If this pin is low, all the instructions are fetched from the external memory. During normal operation, this pin should not be floated. | 01 mark for each pin |
| | → XTAL₁ is the input to the inverting amplifier that forms part of the oscillator circle. In case of external clock the pin must be connected to ground. → XTAL₂ is the output of inverting amplifier that forms a part of the oscillator and input to the internal clock generated. In case of external clock it must be connected to ground. | |
| b) | Attempt any <u>ONE</u> of the following: | 6 Marks |
| Ans. i | ALE AD ₀ -AD ₇ Reset Out B085 Microprocessor IO/M RD A15 A14 A13 A14 A15 A14 A15 A14 A16 A16 A17 A17 A17 A18 B 3.8 Decoder V4 A10 A10 A10 A11 A11 A12 A12 | 03 Marks for Diagram |
| | | |

DAC0800/0808 is an 8 bit high speed D to A converter. Figure shows interfacing of DAC 0808/08 09 with 8085 microprocessor. Port A of 8255 is used as output Port. It is connected to A1 to A8 pins of DAC.

When OUT PORT A instruction is executed digital data from accumulator is transferred to DAC.DAC converts these digital data into analog and controls further analog circuit.

Control word of 8255

Port A=81 H

Port B=82 H

Port C=83 H

| Label | Opcode | Operand | Description |
|--------|---------------|---------------|-----------------------|
| | MVI | A, 80h | Initialize ports 8255 |
| | OUT | CWR | ال |
| | MVI | A,00h | |
| START: | OUT | Port A | |
| | CALL | Delay | Generate positive |
| UP: | INR | A | Ramp |
| | OUT | PORT A | |
| | СРІ | FF H | J |
| | JNZ | UP | |
| LOOP; | DCR | A | |
| | OUT | PORT A | Generate negative |
| | CALL | DELAY | Ramp |
| | CPI | 00 H | |
| | JNZ | LOOP | |
| | JMP | START | |
| Any | Delay program | should be men | tioned. |

Ans. ii

To operate the timer/counter the bit TR1/TR0 in TCON register must be set and gate bit in TMOD register must be reset or INT1/INT0 i/p pin should be 1


Operating modes of Timer: The timer may operate in any of the four modes that are determined byM1 and M0 bit in TMOD register.

1½ Marks for each mode

03 Marks for Program

Mode 0:

Mode 0




In mode0 the register THX is used as 8 bit counter and TLX is used as 5 bit counter. The pulse i/p is divided by (32)₁₀so that TH counts. Hence original oscillator frequency is divided by (384)₁₀. The timer flag is set when THX rolls over from FF to 00H.

Mode 1:




It is similar to Mode 0 except TLX is configured as a full 8-bit counter. Hence pulse input is divided by 256₁₀ so that TH counts the timer flag is set when THX rolls over from FF to 00H.

Mode 2



In this mode only TLX is used as 8-bit counter. THX is used to hold the value which is loaded in TLX initially. Everytime TLX overflows from FFH to 00H the timer flag is set and the value from THX is automatically reloaded in TLX register.

Mode 3



In this mode, timer 0 becomes two completed separate 8-bit timers. TL0 is controlled by gate arrangement of timer 0 and sets timer 0 flag when it overflows. TH0 receives the timer clock under the control of TR1 bit and sets TF1 flag when it overflows. Timer 1 may be used in mode 0, 1 and 2 with one important exception that no interrupt will be generated by the timer when the timer 0 is using TF1 overflow flag.

| Q2. | Attempt any FOUR of the following: | 16 Marks |
|---------|---|------------------------------|
| Ans. a. | i. MOV A, @RI | |
| | → Copy contents of memory location whose address is specified either in R0 or R1 | |
| | Addressing mode: indirect ★ E.g. MOV A, @R1 Move the contents of memory location stored in R 1 to the ACC. | 01 mark for each instruction |
| | ii. MOVX A, @DPTR → Move the contents of the memory location stored in DPTR in to the acc. → Addressing mode indirect | |
| | iii. SWAP A → Interchanges the low and high order nibbles of the accumulator → Addressing mode: register specific. | |
| | iv. DA A → The DAA instruction operates on the result of addition of two packed BCD numbers and gives the final result in decimal system. → Addressing mode: register specific. | |
| Ans. b. | | |
| | XTAL 2 XTAL 1 OSC INTERRUPT, SERIAL PORT, | 01 mark for diagram |
| | 770252-22 | |
| | Fig: Power saving mode of 8051 microcontroller | |
| | → Format of PCON: | 03 mark for Explanation |
| | (MSB) (LSB) SMOD GF1 GF0 PD IDL | |
| | | |

| SMOD | Double Baud rates bit. When set to 1 and Timer 1 is used to generate baud rate, and the serial port is used in modes 1, 2, or 3. |
|------|--|
| PD | Power Down bit. Setting this bit activates power down operation |
| IDL | Idle mode bit. Setting this bit activates idle mode operation |

IDLE MODE

In the Idle mode, the internal clock signal is gated off to the CPU, but not to the Interrupt, Timer, and Serial Port functions.

The CPU status is preserved in its entirety, the Stack Pointer, Program Counter, Program Status Word, Accumulator, and all other registers maintain their data during Idle. The port pins hold the logical state they had at the time idle mode was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle mode.


- i) Activation of any enabled interrupt will cause PCON.O to be cleared and idle mode is terminated.
- ii) Hard ware reset: that is signal at RST pin clears IDEAL bit IN PCON register directly. At this time, CPU resumes the program execution from where it left off.

POWER DOWN MODE

An instruction that sets PCON.1 causes that to be the last instruction executed before going into the Power Down mode. In the Power Down mode, the onchip oscillator is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and Special Function Register are maintained held. The port pins output the values held by their respective SFRS. ALE and PSEN are held low.

Termination from power down mode: an exit from this mode is hardware reset.

Reset defines all SFRs but doesn't change on chip RAM.



02 Marks for control

02 Marks for Control

word format

and explanation

Port B & C as o/p

| | D7 | Γ |) 6 | D | 5 | Γ |) 4 | Ι |)3 | Γ |) 2 | Γ |) 1 | Ι | 00 | |
|---|----|----------|------------|---|---|---|------------|---|----|----------|------------|---|------------|---|----|--|
| | 1 | | 0 | | 0 | | 1 | | 0 | | 0 | | 0 | | 0 | |
| Λ | TT | | | | | | | | | | | | | | | |

=90 H

word


| Ans. d. | | | |
|---------|---|---|--|
| | Asynchronous data transfer | Synchronous data transfer | 01 mark for |
| | Used to transfer one character at a time | Used to transfer group of character at a time | Any four points |
| | Data transmission rate<= 20kbps | Data transfer rate>=20kpbs | |
| | Transmission begins with start bit followed by data and then stop bit | First synchronous character is transmitted and then data is transmitted | |
| | Different clock sources are required for transmitter and receiver | Same clock sources are required or transmitter and receiver | |
| | Clock 1 Transmitter Start Bit Data Data | Transmitter Receiver | |
| Ans e. | AD ₀ -AD ₇ OE Latch 74373 | A_0 PA_0-PA_7 PB_0 D_0-D_7 SOC ALE | 04 marks for Correct interfacing |
| | Reset Out RST 5.5 8085 Microprocessor GZ _B GZ _A G1 | D ₀ -D ₇ (IBF _A) RESET PC3 (INTR _A) | diagram |
| | IO/M RD WR WR A Decoder | RD RD RD RD RD RD RD RD | |
| | A ₁₄ A ₁₃ GZ _B GZ _A G1 C 74LS138 B 3:8 \(\text{Y}_4 \) A Decoder | (STB _A) Clock from → clock generator | |
| | A ₁₁ A ₁₀ B 3:8 \overline{Y}_4 A Decoder | m of A-D Converter with 8085 | |

Ans. f.

8051 has two 16-bit programmable UP timers/counters. They can be configured to operate either as timers or as event counters. The names of the two counters are T0 and T1 respectively. The timer/ content is available in four 8-bit special function registers, viz. TL0,TH0, TL1 and TH1 respectively. In the "timer" function mode, the counter is incremented in every machine cycle. Thus, one can think of it as counting machine cycles. Hence the clock rate is 1/12th of the oscillator frequency. In the "counter" function mode, the register is incremented in response to a 1 to 0 transition at its corresponding external input pin (T0 or T1). It requires 2 machine cycles to detect a high to low transition. Hence maximum count rate is 1/24th of oscillator frequency.

04 marks for Description

The operation of the timers/counters is controlled by two special function registers, TMOD and TCON respectively.



| 3. | Attempt any <u>FOUR</u> of the following: | 16 Marks |
|---------|--|-------------|
| Ans. a. | List Any four Addressing modes 2 Marks. | |
| | One example of each 2 Marks. | |
| | There are a number of addressing modes available to the 8051 | |
| | instruction set, as follows: | |
| | There are a number of addressing modes available to the 8051 | |
| | instruction set, as follows: | |
| | 1. Immediate Addressing mode | |
| | 2. Register Addressing mode | |
| | 3. Direct Addressing mode | |
| | 4. Register Indirect addressing mode5. Relative Addressing mode | |
| | 6. Absolute addressing mode | |
| | 7. Long Addressing mode | |
| | 8. Indexed Addressing mode | |
| | | |
| | 1) Immediate Addressing mode: | |
| | Immediate addressing simply means that the operand (which | |
| | immediately follows the | |
| | Instruction op. code) is the data value to be used. For example the instruction: | |
| | MOV A, #25H ; Load 25H into A | |
| | Moves the value 25H into the accumulator The # symbol tells the | |
| | assembler that the immediate addressing mode is to be used. | |
| | | |
| | 2) Register Addressing Mode: | |
| | One of the eight general-registers, R0 to R7, can be specified as the | |
| | instruction Operand The assembly language decommentation refers to a register. | |
| | Operand. The assembly language documentation refers to a register generically as Rn. | |
| | generically as Kii. | |
| | An example instruction using register addressing is: | |
| | ADD A, R5; Add the contents of register R5 to contents of A | |
| | (accumulator) | |
| | Here the contents of R5 are added to the accumulator. One advantage | |
| | of register addressing is that the instructions tend to be short, single byte instructions. | |
| | byte instructions. | |
| | 3) Direct Addressing Mode: | |
| | Direct addressing means that the data value is obtained directly from | |
| | the memory location specified in the operand. | |
| | | |
| | For example consider the instruction: | |
| | MOV R0, 40H; Save contents of RAM location 40H in R0. The instruction reads the data from Internal RAM address 40H and | |
| | stores this in the | |
| | R0. Direct addressing can be used to access Internal RAM, including | |
| | the | |
| | SFR registers. | |
| | 4) Register Indirect Addressing Mode: | |
| | Indirect addressing provides a powerful addressing capability, which | |
| | needs to be appreciated. | |

An example instruction, which uses indirect addressing, is as follows:

MOV A, @R0; move contents of RAM location whose; address is held by R0 into A

Note the @ symbol indicated that the indirect addressing mode is used. If the data is inside the CPU, only registers R0 & R1 are used for this purpose.

5) Relative Addressing Mode:

This is a special addressing mode used with certain jump instructions. The relative address, often referred to as an offset, is an 8-bit signed number, which is automatically added to the PC to make the address of the next instruction. The 8-bitsigned offset value gives an address range of + 127 to -128 locations.

Consider the following example:

SJMP LABEL X

An advantage of relative addressing is that the program code is easy to relocate in memory in that the addressing is relative to the position in memory.

6) Absolute addressing Mode:

Absolute addressing within the 8051 is used only by the AJMP (Absolute Jump) and

ACALL (Absolute Call) instructions.

7) Long Addressing Mode:

The long addressing mode within the 8051 is used with the instructions LJMP and

LCALL. The address specifies a full 16 bit destination address so that a jump or a call

can be made to a location within a 64KByte code memory space (216 = 64K).

An example instruction is:

LJMP 5000h ; full 16 bit address is specified in operand

8) Indexed Addressing Mode:

With indexed addressing a separate register, either the program counter, PC, or the data pointer DTPR, is used as a base address and the accumulator is used as an offset address. The effective address is formed by adding the value from the base address to the value from the offset address. Indexed addressing in the 8051 is used with the JMP or MOVC instructions. Look up tables are easy to implement with the help of index addressing.

Consider the example instruction:

MOVC A, @A+DPTR

MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address.

| Program: ; Write a program to transfer a block of data in internal RAM. ORG 0000H CLR PSW.3 ; select bank 0 CLR PSW.4 ; MOV R3, #0AH ; Initialize Byte counter MOV R0, #40H ; Initialize memory pointer ; for source array MOV R1, #50H ; Initialize memory pointer ; for destination array ; therefore R0> Source ; pointer ; R1> destination pointer ; R1> destination pointer ; R2> destination pointer ; R3> destination pointer ; R4> destination pointer ; R1> destination pointer | Ans. b. | | | internal memory from address estination block is 50H. | 4 marks for Program |
|--|---------|---------------|-------------------------|---|------------------------|
| ORG 0000H CLR PSW.3 CLR PSW.4 MOV R3, #0AH MOV R0, #40H Initialize Byte counter for source array MOV R1, #50H Initialize memory pointer for destination array therefore R0> Source pointer R1> destination pointer R2 R2 ray MOV @R1, A Write number from source array INC R0 Increment source memory pointer by 1 INC R1 Increment destination Increment destination Increment destination Increment by 1 DJNZ R3, UP DJNZ R3, UP CRA Intialize Byte counter Initialize memory pointer for destination pointer R1> destination pointer R2 ray Fragman Fra | | Program: | | | 5 |
| CLR PSW.3 CLR PSW.4 MOV R3, #0AH; Initialize Byte counter MOV R0, #40H; Initialize memory pointer ; for source array MOV R1, #50H; Initialize memory pointer ; for destination array ; therefore R0> Source ; pointer ; R1> destination pointer | | ; Write a pro | ogram to transfer a blo | ck of data in internal RAM. | |
| MOV R3, #0AH ; Initialize Byte counter MOV R0, #40H ; Initialize memory pointer ; for source array MOV R1, #50H ; Initialize memory pointer ; for destination array ; therefore R0> Source ; pointer ; R1> destination pointer ; R1> destination pointer ; Rarray MOV @R1, A ; Write number from source ; array INC R0 ; Increment source memory ; pointer by 1 INC R1 ; Increment destination ; memory pointer by 1 DJNZ R3, UP ; Decrement byte counter by 1 | | | CLR PSW.3 | | |
| MOV R0, #40H ; Initialize memory pointer ; for source array MOV R1, #50H ; Initialize memory pointer ; for destination array ; therefore R0> Source ; pointer ; R1> destination ; array ; Increment source memory ; pointer by 1 ; Increment destination ; pointer by 1 ; Increment destination ; memory pointer by 1 ; Decrement byte counter by 1 ; Decrement byte counter by 1 ; Decrement byte counter by 1 | | | | ; | |
| ; for source array ; Initialize memory pointer ; for destination array ; therefore R0> Source ; pointer ; R1> destination pointer ; R2> destination pointer ; R4> destination pointer ; R6> destination pointer ; R6> destination pointer ; R7> destination pointer ; R1> destination pointer ; R1 | | | • | | |
| ; for destination array ; therefore R0> Source ; pointer ; R1> destination pointer ; R1> destination pointer ; R2> destination pointer ; R1> destination pointer ; R1 | | | MOV R0, #40H | • • | |
| UP: MOV A, @R0 ; Read number from source ;array MOV @R1, A ; Write number to destination ;array INC R0 ;Increment source memory ;pointer by 1 INC R1 ; Increment destination ;memory pointer by 1 DJNZ R3, UP ;Decrement byte counter by 1 | | | MOV R1, #50H | ; for destination array ; therefore R0> Source ;pointer | |
| MOV @R1, A ; Write number to destination ; array INC R0 ; Increment source memory ; pointer by 1 INC R1 ; Increment destination ; memory pointer by 1 DJNZ R3, UP ; Decrement byte counter by 1 | | UP: | MOV A, @R0 | ; Read number from source | |
| ;pointer by 1; Increment destination; memory pointer by 1 DJNZ R3, UP; Decrement by 1 | | | MOV @R1, A | ; Write number to destination | |
| ;memory pointer by 1 DJNZ R3, UP ;Decrement byte counter by 1 | | | INC R0 | _ | |
| | | | INC R1 | | |
| , 15 tt 2010 . 110, jump to 01 | | | DJNZ R3, UP | ;Decrement byte counter by 1 ; Is it zero? No, jump to UP | |
| HERE: SJMP HERE | | HERE: | SJMP HERE | | |
| END ; Stop | | | END | ; Stop | |
| | | | | | |
| | | | | | |

| TF1 TCON. 7 Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine. TR1 TCON. 6 Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF. TF0 TCON. 5 Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine. TR0 TCON. 4 Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF. IE1 TCON. 3 External Interrupt 1 edge flag. Set by hardware when interrupt is processed. IT1 TCON. 2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. IE0 TCON. 1 External Interrupt 0 edge flag. Set by hardware when interrupt is processed. | TCON: | TIMER/C | TF0 | TRO | TROL R | EGISTE | R. BIT | ADDRE | ESSABLE. | 2 Marks Format timer con (TCON |
|---|-----------------------|----------------------|--|--------------------|-----------------|---------|----------|----------|------------|---|
| TR1 TCON. 6 Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF. TF0 TCON. 5 Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine. TR0 TCON. 4 Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF. IE1 TCON. 3 External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed. IT1 TCON. 2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. IE0 TCON. 1 External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed. IT0 TCON. 0 Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External | | Counter | 1 over | flows. C | Cleared | by har | • | | | registe 2 Marks Function |
| Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine. TR0 TCON. 4 Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF. IE1 TCON. 3 External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed. IT1 TCON. 2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. IE0 TCON. 1 External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed. IT0 TCON. 0 Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External | TR1 to turn | TCON Timer/C | I. 6 T Counter | imer 1 i 1 ON/0 | run con OFF. | trol bi | | | • | every b |
| to turn Timer/Counter 0 ON/OFF. IE1 TCON. 3 External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed. IT1 TCON. 2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. IE0 TCON. 1 External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed. IT0 TCON. 0 Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External | | to the s | 0 over ervice 1 | flows. Croutine. | Cleared | by har | dware | as proc | cessor | |
| interrupt is processed. IT1 TCON. 2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. IE0 TCON. 1 External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed. IT0 TCON. 0 Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External | to turn ' | Timer/C | Counter [. 3 Example 1. 3 Example 2. 3 Exam | 0 ON/0 | OFF. Interru | pt 1 ed | ge flag | . Set by | y hardware | |
| when External Interrupt edge detected. Cleared by hardware when interrupt is processed. ITO TCON. 0 Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External | interrup IT1 software | ot is produce to spe | cessed. | iterrupt | 1 type | contro | l bit. S | et/clear | red by | |
| software to specify falling edge/low level triggered External | | xternal | Interru | pt edge | | - | | - | | |
| | | e to spe | | | • 1 | | | | • | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

| Sr. No. | Parall | el Data Transfer Serial Data Transfer | • | 04 Marks |
|-------------|--|--|--|--|
| 1 | | oits data can be orred at a time. Only 1 bit data can be at a time. | transferi | |
| 2 | | O lines are required en receiver and itter. Only 2 lines are required transmitter and receiver. | red betwe | een |
| 3 | Data tı | ransfer rate is fast. Data transfer rate is sl | ow. | |
| 4 | transfe | only if data or is required small distance. Used only if data trans required over a large distance. | sfer is | |
| 5 | Install | ation cost is more. Installation cost is less | s. | |
| 6 | Byto 6 | Byte Serial Communication | | |
| | 12 - 30 - 50 - 50 - 50 - 50 - 50 - 50 - 50 | Fig. 1.4.3 : Perulial data transfer Fig. 1.4.3 : Perulial data transfer Fig. 1.5.4 : Perulial data transfer | er | yes by be to |
| | 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | $-(b_2)$ $-(b_1)$ $-(b_1)$ $-(b_2)$ $-$ | 90 to 50 to |
| | P3 Bit | | Pin | 04 Marks |
| | 23 Bit 23.0 | Fig. 1.3.1 : Serial data transfe | | 04 Marks |
| I | | Fig. 1.3.1: Serial data transf | Pin | 04 Marks |
| H | 23.0 | Function RxD – Serial Input Data Pin | Pin 10 | 04 Marks |
| I I | P3.0 P3.1 | Function RxD – Serial Input Data Pin TxD –Serial Output Data Pin INTO – External Hardware interrupt pin | Pin 10 | 04 Marks |
| I I I | 23.0 23.1 23.2 23.3 23.4 | Function RxD – Serial Input Data Pin TxD –Serial Output Data Pin INTO – External Hardware interrupt pin 0 INT1 – External Hardware interrupt pin 1 T0 – External Interrupt to Timer 0 | Pin 10 11 12 13 | 04 Marks |
| H H H | 23.0 23.1 23.2 23.3 | Function RxD – Serial Input Data Pin TxD –Serial Output Data Pin INT0 – External Hardware interrupt pin 0 INT1 – External Hardware interrupt pin 1 | Pin 10 11 12 13 14 15 | O4 Marks |
| H H H | 23.0 23.1 23.2 23.3 23.4 | Function RxD – Serial Input Data Pin TxD –Serial Output Data Pin INTO – External Hardware interrupt pin 0 INT1 – External Hardware interrupt pin 1 T0 – External Interrupt to Timer 0 | Pin 10 11 12 13 | 04 Marks |

Page 14 of 29 Ans f. ALE D₀-D₇ Port A AD₀-AD₇ Latch 74373 A₁ PBo SOC ALE D₀-D₇ OE D0-D7 1 Marks I to V Reset Out Reset for Interfacing GND +5 Volt Diagram Microprocessor GZ_A GZ_B G1 from Temperature TOR RD C74LS138 A ADC RD В WR 3:8 В 0808 ĪOW A Decoder WR A₁₅ A14 EOC A13 from PB₂ GZ_A GZ_B G1 Relay A₁₂ generation 74LS138 A11 В 3:8 A Decoder A10 Fig: Microprocessor based temperature control Flow chart: START Initialize 8255 in Port A as Input, Port B as Output Port Clower Input 3 Marks for Send ALE and SOC pulse to ADC ' Program OR Flow chart Read Port C to read the status of EOC signal with explanation Is EOC = 1? Send Output Enable Signal to ADC Read Data from ADC using Port A of 8255 Is data > Lower Set Point? Tum Heater On Turn Heater Off

Is data > Higher Set Point?

N

The temperature is one form of energy which must be converted into voltage form and then to its equivalent digital form, so that the microprocessor can understand and take the action on the desired temperature.

Hence, we can use temperature sensor to sense the temperature. Here, we will See how to control room temperature between 25°C i.e. lower set point and 30°C i.e. higher set point.

Assume sensor is giving output 1 volt for 0^{0} C and 5 volt for 50^{0} C. Afte feeding this voltages to ADC, suppose ADC is giving 00H for 0^{0} C and FF H for 50^{0} C.

Then we can find out the voltages for 25°C and 30°C as given below, So,

$$50^{\circ}\text{C} \longrightarrow 5 \text{ Volt then for } 25^{\circ}\text{C} \longrightarrow ? \text{ And } 30^{\circ}\text{C} \longrightarrow ?$$

Voltage for 25° C (Lower Set Point) = (25X 5)/50 = 2.5 Volt

Voltage for 30° C (Higher set Point) = (30X 5)/50=3 Volt, then

$$5V \longrightarrow FFH \xrightarrow{9} 255 \text{ then for } 2.5 V \longrightarrow ? \text{ And } 3V \longrightarrow$$

Binary (hex) value for 25° C (Lower set point)= $(2.5 \text{ X } 255)/5 = (128)_{10} = 80\text{H}$

Binary (hex) value for
$$30^{\circ}$$
C (Higher set point)= $(3 \times 255)/5 = (153)_{10} = 99$ H

Now, when temperature is lower than 25°C (80H in binary), then heater should be ON and When temperature is greater than 30°C (99H in binary), then heater should be OFF.

The heater can be controlled through relay. The complete interfacing of 8085, 8255 and ADC with temperature sensor is shown in Fig. 3.4.1 The port A of 8255 is used to read data from ADC; Port B is used to control ADC and heater.

Port C is used for handshaking as shown in fig In additional to control ADC, 8255 Port B can be used control heater to turn ON/OFF hence PB₂ is used to control relay which makes heater O or OFF.

Sample and hold must be used to ensure correct temperature reading, means this circuit samples the instantaneous value from sensor and maintains it at constant level.

In this application LF 398 S/H is used and is controlled by PB₀. The falling edge of the pulse on PB₀ starts conversion and sample pulse can be used by S/H circuit to hold the output from I to V converter.

Program:

MVI A, 99H ; Initialize 8255 PPI by loading 99H

OUT CWR ; to CWR

REP: MVI A, 01H ; Send SOC high pulse along with ALE

OUT PORT_B

MVI A,00H ; Send SOC low pulse

OUT PORT_B

POLL: IN PORT_C ; Read Port C to check EOC signal

RAR

JNC POLL ; If no EOC signal then go to poll

MVI A,02H ; Send output enable signal to ADC 0808

OUT PORT _B ;

IN PORT_A ; Read binary data from port A CPI 80H ; compare with lower set point JNC NEXT ; if temperature < lower set point

MVI A.04H ; then turn on heater

OUT PORT_B CALL Delay

JMP REP ; Repeats the same

NEXT: CPI 99H ; compare with higher set point

JC REP ; if the temperature < higher set point then

;go to REP

MVI A, 00H ; Turn OFF heater


OUT PORT_B CALL DELAY

JMP REP ; continue the process for automatic

temperature control

Delay sub routine using 8 bit counter for all application

PUSH PSW MVI C,FF H UP: DCR C JNZ UP POP PSW RET



The 8051 microcontroller has two pins for data read $\overline{RD}(P3.7)$ and \overline{PSEN} .

The first one is used for reading data from external data memory (RAM), while the other is used for reading data from external program memory (ROM).

Both pins are active low. A typical example of memory expansion by adding RAM and ROM chips (Hardward architecture), is shown in figure above.

Even though additional memory is rarely used with the latest versions of the microcontrollers, we will describe in short what happens when memory chips are connected according to the previous schematic. The whole process described below is performed automatically.

When the program during execution encounters an instruction which resides in external memory (ROM), the microcontroller will activate its control output ALE and set the first 8 bits of address (A0-A7) on P0. IC circuit 74HCT573 passes the first 8 bits to memory address pins.

A signal on the ALE pin latches the IC circuit 74HCT573 and immediately afterwards 8 higher bits of address (A8-A15) appear on the port. In this way, a desired location of additional program memory is addressed. It is left over to read its content.

Port P0 pins are configured as inputs, the PSEN pin is activated and the microcontroller reads from memory chip.

Similar occurs when it is necessary to read location from external RAM. Addressing is performed in the same way, while read and write are performed via signals appearing on the control outputs RD or WR.

Ans. iii. | Program:

CLR PSW.3 ; Select Bank 0 CLR PSW.3

MOV R1, 0AH ; Initialize byte counter
MOV DPTR, # 3000H ; Initialize memory pointer
DEC R1 ; Decrement byte counter by 1
MOV X A, @DPTR ; Load number in accumulator

MOV 40 H,A ; Store number in memory

; location

UP: INC DPTR; Increment memory pointer by 1

MOVXA, @DTPR ; Read next number

4 Marks for program

| CJNE A, 40 H, DN ; if number≠ next number, then go to NEXT If next number > number then; go to NEXT MOV 40H, A ; Else replace NEXT number; with number NEXT: DJNZ R1, UP ; Decrement byte counter by 1, if; byte counter≠ 0 then go to UP INC DPTR ; Increment memory pointer by 1 MOV A, 40H MOVX@ DPTR, A ; Store result t external; memory location; memory location; Stop Reset − power-up reset Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INTO (or EX1), and INT1 (or EX2) Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location Pin (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B Serial COM (RI and TI) 0023 | | | | | | |
|--|----------|---|--|--|---|-------------|
| number, then go to NEXT ; If next number > number then ; go to NEXT MOV 40H, A ; Else replace NEXT number ; with number NEXT: DJNZ R1, UP ; Decrement byte counter by 1, if ; byte counter ≠ 0 then go to UP ; INC DPTR ; Increment memory pointer by 1 MOV A, 40H MOVX@ DPTR, A ; Store result t external ; memory location ; memory location LOOP: AJMP LOOP Reset − power-up reset • Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 • Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INTO (or EX1), and INT1 (or EX2) • Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 0008 External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 0018 | | | CJNE A, 40 H, DN | ; if number≠ next | | |
| Second | | | , , | * | NEXT | |
| MOV 40H, A ; Else replace NEXT number ; with number ; with number ; with number ; with number ; byte counter by 1, if ; byte counter ≠ 0 then go to UP ; INC DPTR ; Increment memory pointer by 1 MOV A, 40H MOVX@ DPTR, A ; Store result t external ; memory location ; memory location ; Stop Reset − power-up reset • Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 • Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INT0 (or EX1), and INT1 (or EX2) • Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location Pin (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | D | N: | JC NEXT | ; If next number > nu | ımber then | |
| Second Price Sec | | | | | | |
| NEXT: DJNZ R1, UP; Decrement byte counter by 1, if; byte counter≠ 0 then go to UP; INC DPTR; Increment memory pointer by 1 MOV A, 40H MOVX@ DPTR, A; Store result t external; memory location; memory location; Stop Reset − power-up reset • Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 • Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INTO (or EX1), and INT1 (or EX2) • Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location Pin (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | MOV 40H, A | ; Else replace NEXT | number | |
| interrupt (seed to both receive and Transfer Some counter≠0 then go to UP INC DPTR Increment memory pointer by 1 MOV A, 40H MOVX@ DPTR, A Store result t external memory location Stop | | | | • | | |
| INC DPTR MOV A, 40H MOVX@ DPTR, A Store result t external memory location memo | N | EXT | : DJNZ R1, UP | , | • | |
| MOV A, 40H MOVX@ DPTR, A ; Store result t external ; memory location LOOP: AJMP LOOP Reset – power-up reset Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INTO (or EX1), and INT1 (or EX2) Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | NIC DEED | , , | • | |
| MOVX@ DPTR, A ; Store result t external ; memory location LOOP : AJMP LOOP ; Stop Reset – power-up reset Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INT0 (or EX1), and INT1 (or EX2) Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | · - | ; Increment memory | pointer by 1 | |
| ; memory location ; Stop Reset – power-up reset Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INT0 (or EX1), and INT1 (or EX2) Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | * | · Store result t exter | nal | |
| Reset – power-up reset Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INT0 (or EX1), and INT1 (or EX2) Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location Pin (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | MOVAW DITK, A | · · | iiai | |
| Reset – power-up reset Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 Two interrupts are set aside for hardware external interrupts P3.2 and P3.3 are for the external hardware interrupts INT0 (or EX1), and INT1 (or EX2) Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | L | OOP | : AJMP LOOP | <u>-</u> | | |
| Two interrupts are set aside for the timers: one for timer 0 and one for timer 1 Two interrupts are set aside for hardware external interrupts | | | | , 200p | | |
| and one for timer 1 Types of interrupts P3.2 and P3.3 are for the external hardware interrupts INTO (or EX1), and INT1 (or EX2) Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location Pin (hex) Reset 0000 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) O01B | | • | | aside for the timers: or | e for timer 0 | 2 Marks for |
| interrupts P3.2 and P3.3 are for the external hardware interrupts INT0 (or EX1), and INT1 (or EX2) • Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | | | | Types of |
| interrupts P3.2 and P3.3 are for the external hardware interrupts INT0 (or EX1), and INT1 (or EX2) Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt ROM Location Pin (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | • | Two interrupts are set | aside for hardware ext | ternal | interrupts |
| INTO (or EX1), and INT1 (or EX2) • Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt vector table Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | _ | | | |
| Serial communication has a single interrupt that belongs to both receive and Transfer Interrupt vector table Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | | | nterrupts | |
| Interrupt vector table Interrupt ROM Location (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | | | | |
| Interrupt ROM Location (hex) Pin (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | • | | | hat belongs | |
| Interrupt ROM Location (hex) Pin (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | to both receive and Tra | anster | | |
| Interrupt ROM Location (hex) Pin (hex) Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | | | | |
| Reset 0000 9 External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | | | Pin | |
| External HW (INT0) 0003 P3.2 (12) Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | | | | |
| Timer 0 (TF0) 000B External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | | 0000 | _ | I |
| External HW (INT1) 0013 P3.3 (13) Timer 1 (TF1) 001B | | | Reset | 0000 | 9 | |
| Timer 1 (TF1) 001B | | | | | | |
| | | | External HW (INT0) | 0003 | | |
| Serial COM (RI and TI) 0023 | | - | External HW (INT0) Timer 0 (TF0) | 0003 000B | P3.2 (12) | |
| | | | External HW (INT0) Timer 0 (TF0) External HW (INT1) | 0003 000B 0013 | P3.2 (12) | |
| | | 1 | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) | 0003 000B 0013 001B | P3.2 (12) | |
| vincinal in Tr. Sherral Illigridhi ('edister' ' | F | | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) | 0003 000B 0013 001B 0023 | P3.2 (12) | |
| rot mat of 1E special function register: | <u>F</u> | | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) | 0003 000B 0013 001B 0023 | P3.2 (12) | |
| rotmat of 1E special function register: | <u>F</u> | | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) | 0003 000B 0013 001B 0023 | P3.2 (12) | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. | <u>F</u> | orma | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) at of IE special function | 0003 000B 0013 001B 0023 register: | P3.2 (12) | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. | F | orma | External HW (INTO) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) at of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable | 0003 000B 0013 001B 0023 register: | P3.2 (12) P3.3 (13) | 2 Marks for |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA — ET2 ES ET1 EX1 ET0 EX0 2 Marks for | F | orma IE: If the | External HW (INTO) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) at of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. ed. If the bit is 1, the corresponding interruptex1 ETO EXO | P3.2 (12) P3.3 (13) | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA — ET2 ES ET1 EX1 ET0 EX0 EA IE.7 Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt format | F | orma IE: If the | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 IE.7 Disables all interrupts. If EA = source is individually enabled or | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. ad. If the bit is 1, the corresponding interrupt EX1 ET0 EX0 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit | P3.2 (12) P3.3 (13) ot is enabled. | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA _ ET2 | F | IE: If the | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. e bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 IE.7 Disables all interrupts. If EA = source is individually enabled or IE.6 Not implemented, reserved for fi | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. ed. If the bit is 1, the corresponding interrupt EX1 ET0 EX0 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit atture use.* | P3.2 (12) P3.3 (13) ot is enabled. | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA | <u>F</u> | IE: If the EA ET2 ES | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. e bit is 0, the corresponding interrupt is disable A | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. ed. If the bit is 1, the corresponding interrupt EX1 ET0 EX0 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit uture use.* verflow or capture interrupt (8052 only). interrupt. | P3.2 (12) P3.3 (13) ot is enabled. | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA | F | IE: If the EA ET2 ES ET1 EX1 | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 IE.7 Disables all interrupts. If EA = source is individually enabled or IE.6 Not implemented, reserved for fit.5 Enable or disable the Timer 2 or IE.4 Enable or disable the serial port IE.3 Enable or disable the Timer 1 or IE.2 Enable or disable External Interrance. | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. ed. If the bit is 1, the corresponding interrupt EX1 ET0 EX0 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit attrue use." verflow or capture interrupt (8052 only). interrupt. verflow interrupt. | P3.2 (12) P3.3 (13) ot is enabled. = 1, each interrupt | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA | <u> </u> | IE: If the EA ET2 ES ET1 EX1 ET0 | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 IE.7 Disables all interrupts. If EA = source is individually enabled or IE.6 Not implemented, reserved for file.5 Enable or disable the Timer 2 ov. IE.4 Enable or disable the serial port IE.3 Enable or disable the serial port IE.3 Enable or disable External Interrupt. IE.1 Enable or disable the Timer 1 ov. | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. ed. If the bit is 1, the corresponding interrupt EX1 ET0 EX0 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit attached by setting or clearing its enable bit interrupt. Perflow or capture interrupt (8052 only). Interrupt. Perflow interrupt. Perflow interrupt. Perflow interrupt. Perflow interrupt. | P3.2 (12) P3.3 (13) ot is enabled. = 1, each interrupt | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA | <u>F</u> | IE: If the EA ET2 ES ET1 EX1 ET0 EX0 *Use: | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 IE.7 Disables all interrupts. If EA = source is individually enabled or IE.6 Not implemented, reserved for file.5 Enable or disable the Timer 2 ov IE.3 Enable or disable the Timer 1 ov IE.2 Enable or disable External Interrict. IE.1 Enable or disable External Interrict. IE.2 Enable or disable External Interrict. IE.3 Enable or disable External Interrict. IE.4 Enable or disable External Interrict. IE.5 Enable or disable External Interrict. | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. d. If the bit is 1, the corresponding interrupt EX1 ET0 EX0 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit atture use.* verflow or capture interrupt (8052 only). interrupt. verflow interrupt. | P3.2 (12) P3.3 (13) ot is enabled. = 1, each interrupt | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA | <u>F</u> | IE: If the EA ET2 ES ET1 EX1 ET0 EX0 *Use: | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 IE.7 Disables all interrupts. If EA = source is individually enabled or IE.6 Not implemented, reserved for file.5 Enable or disable the Timer 2 ov IE.3 Enable or disable the Timer 1 ov IE.2 Enable or disable External Interrict. IE.1 Enable or disable External Interrict. IE.2 Enable or disable External Interrict. IE.3 Enable or disable External Interrict. IE.4 Enable or disable External Interrict. IE.5 Enable or disable External Interrict. | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. d. If the bit is 1, the corresponding interrupt EX1 ET0 EX0 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit atture use.* verflow or capture interrupt (8052 only). interrupt. verflow interrupt. | P3.2 (12) P3.3 (13) ot is enabled. = 1, each interrupt | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA | <u>F</u> | IE: If the EA ET2 ES ET1 EX1 ET0 EX0 *Use: | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 IE.7 Disables all interrupts. If EA = source is individually enabled or IE.6 Not implemented, reserved for file.5 Enable or disable the Timer 2 ov IE.3 Enable or disable the Timer 1 ov IE.2 Enable or disable External Interrict. IE.1 Enable or disable External Interrict. IE.2 Enable or disable External Interrict. IE.3 Enable or disable External Interrict. IE.4 Enable or disable External Interrict. IE.5 Enable or disable External Interrict. | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. d. If the bit is 1, the corresponding interrupt EX1 ETO EXO 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit atture use.* verflow or capture interrupt (8052 only). interrupt. verflow interrupt. rupt 1. verflow interrupt. rupt 0. These bits may be used in future MCS-51 | P3.2 (12) P3.3 (13) ot is enabled. = 1, each interrupt | |
| IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE. If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled. EA | <u>F</u> | IE: If the EA ET2 ES ET1 EX1 ET0 EX0 *Use: | External HW (INT0) Timer 0 (TF0) External HW (INT1) Timer 1 (TF1) Serial COM (RI and TI) At of IE special function INTERRUPT ENABLE REGISTER. bit is 0, the corresponding interrupt is disable A — ET2 ES ET1 IE.7 Disables all interrupts. If EA = source is individually enabled or IE.6 Not implemented, reserved for file.5 Enable or disable the Timer 2 ov IE.3 Enable or disable the Timer 1 ov IE.2 Enable or disable External Interrict. IE.1 Enable or disable External Interrict. IE.2 Enable or disable External Interrict. IE.3 Enable or disable External Interrict. IE.4 Enable or disable External Interrict. IE.5 Enable or disable External Interrict. | 0003 000B 0013 001B 0023 register: BIT ADDRESSABLE. d. If the bit is 1, the corresponding interrupt EX1 ETO EXO 0, no interrupt will be acknowledged. If EA disabled by setting or clearing its enable bit atture use.* verflow or capture interrupt (8052 only). interrupt. verflow interrupt. rupt 1. verflow interrupt. rupt 0. These bits may be used in future MCS-51 | P3.2 (12) P3.3 (13) ot is enabled. = 1, each interrupt | |

b. Attempt any **ONE** of the following 6 Marks Ans i. ALE 3 Marks for Interfacing 74373 diagram D0-D7 D0-D7 Reset Ou RESET GND +5 Volt 8085 G2_A G2_B G1 C 74LS138 Microprocessor IOR 10/M RD RD 3:8 WR Decoder IOW WR A₁₅ 8255 PPI A₁₃ GZA GZB G1 C74LS138 A11 B 3:8 Decoder 74 A₁₀ Fig: Interfacing Stepper motor to IC 8085 using 8255 Stepper motor has four windings i.e. A, B, C,D and connected to PA0, PA1, PA2, PA3 of a port of 8255. The bits pattern to rotate stepper motor in 1.8 degree ie. in full stepping method is as follows: В C D **CODE** A 1 0 1 0 0AH 1 0 0 1 09H 0 1 0 1 05H 0 0 06H Control Word for 8255 PPI 0 0 0 0 0 = 80H Port C lower = Output I/O Mode Port B = Output → Mode 0 → Port C upper = Output → Port A = Output ► Mode 0 **Program:** 03 Marks for LXI SP, FFE0 H ; Initialize stack pointer Program MVI A, 80H ; Initalize 8255 PPI OUT CWR UP: LXI H, C200 H; Initalize memory pointer for look up table ;Initalize byte counter MVI C, 04 H UP 1: mov A,M ; Read bits pattern i.e step code OUT PORT_A ; write to port A CALL DELAY ; add delay between steps INX H ; increment memory pointer for look up table

; DECREMENT BYTE COUNTER BY 1

DCR C

| | JNZ UP1 ; if byte counter ≠ 0 then go to UP1 JMP UP ; Continous rotation | |
|---------|---|--|
| Ans ii. | Assembly language programming tools: | |
| | 1) Editor 2) Assembler | 2 Marks for Listing Assembly language |
| | 3) Linker | programming tools |
| | 4) Object-Hex converter | |
| | 1) Editor: | 4 Marks for |
| | An editor is a program which helps you to construct your assembly language program in right format so that the assembler will translate it correctly to machine language. | Explanation |
| | So, you can type your program using editor. | |
| | This form of your program is called as source program and extension of program must be .asm or .src depending on which assembler is used. | |
| | The DOS based editor such as EDIT, Wordstar, and Norton Editor etc. can be used to type your program. | |
| | 2) Assembler: | |
| | • An assembler is programs that translate assembly language program to the correct binary code for each instruction i.e. machine code and generate the file called as Object file with extension .obj and list file with extension .lst extension. | |
| | • Some examples of assembler are ASEM-51, Keil's A51, AX 51 and C51, Intel PL/M-51 etc. | |
| | 3) Linker: | |
| | • A linker is a program, which combines, if requested, more than one separately assembled object files into one executable program, such as two or more programs and also generate .abs file and initializes it with special instructions to facilitate its subsequent loading the execution. | |
| | Some examples of linker are ASEM-51 BL51, Keil u Vision Debugger, LX 51 Enhanced Linker etc. | |
| | 4) Object-Hex converter: | |
| | • The Object – HEX converter creates Intel HEX files from | |

absolute object modules i.e. .abs file. Intel HEX files are ASCII files that contain a hexadecimal representation of your program. They may be easily loaded into a device programmer for writing EPROMS or other memory devices. Example of object to HEX converter is Keil's OH51. Q5 Attempt any **FOUR** of the following 16 Marks Ans a. ADO-AD7 2 marks for ADo-AD7 Interfacing ALE diagram IO/M IO/M RD RD WR WR 8085 Microprocessor Reset Out Reset 8155 A15 A14 GZA GZB G1 Timer Out A₁₃ C 74LS138 Timer in A12 B Decoder Y CS A11 Fig: Interfacing of IC 8085 with IC 8155 2 marks for The complete interfacing diagram of IC 8085 with IC 8155 is as Explanation shown above. (1) The 8155 has inbuilt de-multiplexing circuitry to demultiplexed address/data bus, i.e., ADO-AD7 using ALE signal. (2) Hence, external circuitry for de-multiplexing of AD bus is not required; the ADO-AD7 lines of 8085 can be directly connected to AD0-AD7 lines of 8155. (3) The control signals RD, WR & IO/M of 8085can also be connected directly to the corresponding pins of 8155, so no need to generated control signal like IOW, IOR, MEMR & MEMW using decoder. (4) The RESET OUT of 8085 can be connected directly to RESET pin of 8155. (5) The 8155 requires a CS signal to select chip during I/O or


memory related operations. (6) Hence, it can be generated using address line A11-A15 & 3:8 decoder. Ans b. 8051 has 4 modes of data transmission. The modes are selected by 4 marks for setting bits SM0 and SM1 in SCON register. Baud rates are fixed for **Explanation** Modes 0 and variable for Mode 1,2 and 3. of four operating Setting bits SMO and SM1 in SCON to b configures SBUF to modes receive or transmit eight data bits using pin RXD for both functions. Pin TXD is connected to internal shift frequency pulse source to supply shift pulses to external circuits. The shift frequency or baud rate is fixed at / Of the oscillator frequency, the same rate used by the timers when in the timer mode. The TXD shift clock is a square wave that is low for machine cycle state S3-S4- S5 and high for S6-S1- S2 When transmitting data is shifted out of RDX the data changes on the falling edge of S6P, or one clock pulse after the rising edge of the output TXD shift clock. The user must design the circuit that receives this data to receive the data reliably based on this timings. Serial data mode 0 1. It is also called as shift register mode. 2. Baud rate is $1/12^{th}$ of oscillator frequency i.e. the same rate used by the times 3. TXD shift clock is square wave, low for machine cycles S3-S4-S5 and high for S6-S1-S2. 4. Data is transmitted out of SBUF on falling edge of S6P2 out of RXD. 5. Data is received into SBUF through RXD pin during S5P2. This mode is used for high speed serial data communication Standard UARI Data Word Receiver Samples Data in Center of Bit Time Idle State Idle State 3 5 Data Bits Transmitted data is send as a start bit, eight data bits (at least LSB first) and then stop bit. Interrupt flag T1 is set once all ten bits have been sent. Each bit interval is the inverse of the baud rate frequency, and each bits is maintained high or low over that interval. Received data is obtained in the same order. Reception is

> triggered by the falling edge of the start bit and continues if the stop bit is true (0 level) halfway through the start bit

interval. This is an anti noise measure; if the reception circuit is triggered by noise on the transmission line, the check for a low after half a bit interval should limit false data reception. Data bits are shifted into the receiver at the programmed baud rates and the data word will be loaded to SBUF if the following conditions are true: RI must be 0 and mode bit SM2 is 0 or the stop bit is 1 (the normal state of stop bits). RI set to 0 implies that the program has read the previous data byte and is ready to receive the next; a normal stop bit will then complete the transfer of data to SBUF regardless of the state of SM2. SM2 set to 0 enables the reception of a byte with any stop bit state, a condition that is of limited use in this mode, but very useful in modes 2 and 3. SM2 set to 1 forces reception of only "good' stops bits, an anti noise safeguard. Of the original ten bits, the start bit is discarded the eight data bits go the stop bit is saved in bit RB8 of SCON. RI is to set1, indicationg a new data byte has been received. If RI is found to be set at the end of the reception, indicating that the previously received data byte has not been read by the program, or if the other conditions listed are not true, the new data will not be loaded and will be lost.

Serial Data Mode 2: Multimode Mode:-

Mode 2 is similar to mode 1 except 11 bits are transmitted: a start bit, nine data bits, and a stop bit, as shown. The ninth data bit is copied from bit TB8 in SCON during transmits and stored in bit RB8 of SCON when data is received. Both the start and stop bits are discarded.



The conditions for settings R1 for mode mode2 are similar to mode 1: R1 must be 0 before the last bit is received, and SM2 must be 0 or the ninth data bit must be at 1. Setting R1 based on the state of SM2 in the receiving 8051 and the state of the bit 9 in the transmitted message makes multiprocessing possible by enabling some recievers to the interrupted by certain message, while other recievers ignore those messages. Only those 8051 that have SM2 set to 0 will be interrupted by received data that has the ninth data bit set to 0; those with SM2 set to 1 will not be interrupted by messages with data bit 9 at 0. All recievers will be interrupted by data words that have the ninth data bit set to 1; the state of SM2 will not block reception of such messages.

Serial Data mode 3 Mode 3 is identical to mode 2 except that the baud rate is setermined exactly as in the mode 1; using timer 1 to generate communication frequencies. 2 Marks for Ans c. Format TMOD: TIMER/COUNTER MODE CONTROL REGISTER, NOT BIT ADDRESSABLE. GATE C/T GATE TIMER 1 TIMER 0 GATE When TRx (in TCON) is set and GATE = 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). When GATE = 0, TIMER/COUNTERx will run only while TRx = 1 (software Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Coun-2 marks for ter operation (input from Tx input pin). function of M1Mode selector bit. (NOTE 1) each bit. Mode selector bit. (NOTE 1) NOTE 1: **M**1 M0 Operating Mode 0 0 13-bit Timer (MCS-48 compatible) 16-bit Timer/Counter Ō 1 8-bit Auto-Reload Timer/Counter 1 (Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits, TH0 is an 8-bit Timer and is controlled by Timer 1 control bits. (Timer 1) Timer/Counter 1 stopped. 1 Ans d. **DPTR:-** The DPTR register is made up of two registers named as 1 Mark for DPH & DPL which are used to access any memory address that may function of be internal & external code access & external data access. The DPTR each is under the program control & can also be specified as 16-bit pointer as DPTR or by individual 8- bits as DPH & DPL. DPTR does have a single address but the DPH is assigned the address as 82 H. **PC:-** The program counter (PC) IS A 16-bit register. It is used to hold address of a byte in memory. Program instruction bytes are fetched from locations in memory that are addressed by PC. Program ROM may be on chip at addresses OOOOH to OFFF H. external to the chip for addresses that exceeds OFFF h or totally external for all addresses from 0000H to external for all addresses from OOOOH to FFFF H. The PC is incremented automatically after every instruction byte is fetched. The PC is the only register that does not have any address. Stack Pointer: The 8-bit stack pointer (SP) register is used to hold an internal RAM address that is called the top of stack. The address held in the SP register is the location in internal RAM where the last byte of data was stored by a stack operation. **PSW register:-** The program status word is used to store a number of important bits that are set & cleared by 8051 instructions. The

| | PSW SFR contains the carry flag. The auxiliary carry flag, the overflow flag, & the parity flag. Two register bank select bits, & user-definable status flag. Additionally, the PSW register contains the register bank select flags which are used to select which of the "R" register banks are currently selected. | |
|--------|--|---|
| Ans e. | DB:- (Data Byte) Syntax: Label: DB BYTE Where byte is an 8-bit number represented in either binary, Hex, decimal or ASCII form. There should be at least one space between label & DB. The colon (:) must present after label. This directive can be used at the beginning of program. The label will be used in program instead of actual byte. There should be at least one space between DB & a byte. ORG:- Origin It is used to indicate the beginning of address. Syntax: ORG Address | 1 Mark for function of each directive |
| | The address can be given in either hex or decimal there should be a space of at least one character between ORG & address fields. Some assemblers use ORG should not begin in label field. | |
| | EQU: Equate It is used to define constant without occupying a memory location. | |
| | Syntax: Name EQU Constant | |
| | By means of this directive, a numeric value is replaced by a symbol. For e.g. MAXIMUM EQU 99 After this directive every appearance of the label "MAXIMUM" in the program, the assembler will interpret as number 99 (MAXIMUM=99). | |
| | DATA: | |
| | Syntax:- Name Data Data Address | |
| | By means of this directive an address with internal RAM is designated as a symbol (address must be in the range of 0-255). In other words, any selected register may change its name or be assigned a new one. For e.g. TEMP 12 DATA 32:- register at address 32 is named as "TEMP 12". | |

| Ans f. | Four instruction related with external memory:- | 01 mark for each |
|--------|---|----------------------|
| | 1) MOVX A @ DPTR | instruction. |
| | 2) MOVX @ DPTR, A | |
| | 3) MOVX @ R0, A | |
| | 4) MOVX A, @ R0. | |
| | | |
| | | |
| | | |
| Q. 6 | Attempt any <u>FOUR</u> of the following | 16 Marks |
| Ans a. | Crystal frequency= 12 MHz | |
| | $I/P \text{ clock} = \underline{12 \times 10^6} = 1000000$ | |
| | 12 | 01 mark for |
| | $Tin = 1\mu sec$ | calculation of count |
| | For 1 khz square wave | Count |
| | $F_{\text{out}} = 1 \text{ KHz}$ $T = 1/4 \text{ Y} \cdot 10^3$ | |
| | $T_{out} = 1/1X \cdot 10^3$ $T_{out} = 1000\mu \text{ sec}$ | |
| | Consider half of it = $T_{out} = 500\mu$ sec | |
| | $N = T_{out} / Tin = 500/1 = 500$ | |
| | $65536-500 = (65036)_{10} = (FEOC)_{16}$ | |
| | Program:- | |
| | MOV TMOD, # 01H; Set timer 0 in Mode 1, i.e., 16 bit; ; timer | 03 Marks for |
| | L ₂ : MOV TLO, # OCH ; Load TL register with LSB of count | program |
| | MOV THO,# FEH ; load TH register with MSB of count | |
| | SETB TRO ; start timer 0 | |
| | L_1 JNB TFO, POLL L_1 ; poll till timer roll over | |
| | CLR TRO ; stop timer 0 | |
| | CPL P1.5 ; complement port 1.5 line to get ; high or low | |
| | CLR TFO ; clear timer flag 0 | |
| | SJMP L_2 re-load timer with count as | |
| Ans b | ; mode 1 is not auto-re-load | |
| AMS D | • The 8051 instruction set is optimized for the one bit operations so often desired in real world, real time control | 04 Marks for |
| | applications. | explanation |
| | The Boolean processor provides direct support for bit This lands to the support of the sup | |
| | manipulation. This leads to more efficient programs that needs to deal with binary input and output conditions inherent | |
| | in digital control problems. | |
| | Bit addressing can be used to test pin monitoring or program | |
| | control flags. For examples, instructions for Boolean function | |
| | are as given below. (a) ORL P0, # 1; Set P0.0 | |
| | (b) XRL P0, # 1; Toggle P0.0 | |

| Ans c | Program for sum of series (10 numbers) | | | 04 Marks for |
|-------|--|--------------------------|--|--------------|
| | | | Select register Bank 0 | program |
| | | CLR PSW.4 ; | , | |
| | | | | |
| | | | Initialize byte counter; Initialize memory pointer | |
| | | | Clear Accumulator | |
| | UP: | <i>'</i> | Add accumulator with number | |
| | | - 1 | from array | |
| | | INC R ₁ | : Increment memory pointer | |
| | | | ; Decrement byte counter, | |
| | | • , | ; if byte counter $\neq 0$ | |
| | | | ; Then go to UP | |
| | | | ; Store result in internal memory | , |
| | LOOP | | ; stop | |
| | Looi | . 713WH 1200p | , stop | |
| Ans d | Sr. RISC | C(Reduced | CISC(Complex Instruction | |
| | | uction Set Computer) | Set Computer) | |
| | | • | , | 04 marks for |
| | 1 Emp | hasis on software | Emphasis on hardware | any four |
| | | le clock reduced | Includes multi clock | points |
| | | action only | complex instruction | |
| | | ster to Register: | Memory to memory:" Load | |
| | - 0 | ad" and "Store" are | and "Store" incorporated in | |
| | | pendent instructions | instructions. | |
| | | cycles per second, | Small code sizes, high | |
| | | code sizes | cycles per second | |
| | | ds more transistors | Transistors used for strong | |
| | | emory registers | complex instructions. | |
| | _ On in | emory registers | complex instructions. | |
| Ans e | | | | |
| | | | | |
| | Handshake r | node of data transfer | | 04 Marks for |
| | (1) In this m | ode, the data transfer t | takes place between | explanation |
| | micropro | 1 | | |
| | _ | ignals called handshak | | |
| | | • | configured in handshake mode as | |
| | | | each port uses port C bits as | |
| | | ke signals. | 1 | |
| | | _ | onfigured in handshake input or | |
| | | * * | ses PC0, PC1 and PC2 for | |
| | handshal | | | |
| | (4) In ALT4 | | | |
| | handshal | C1, | | |
| | | | , PC5 for handshaking signals. | |
| | | . | | |

| Ans. f | The stack refers to an area of internal RAM that is used in | 01Mark for |
|--------|---|---------------|
| | conjunction with certain op codes to store and retrieve data quickly. | Definition of |
| | The 8 bit stack pointer (SP) register holds an internal RAM address | stack |
| | that is called top of stack. The address held in the SP register is the | |
| | location in internal RAM where the last byte of data was stored by a | |
| | stack operation. | |
| | | |
| | If you push a value on to the stack, the value will be written to | 3 mark for |
| | address of SP+1 .that is to say if SP holds the value of 07H, a push | Operation of |
| | instruction will push the value on to the stack at address 08H. This | stack |
| | SFR is modified by all instructions which modify the stack, such as | |
| | PUSH, POP, CALL, RET, RETI and whenever interrupts are | |
| | provoked by the microcontroller. A value of stack pointer ensures | |
| | that the stack pointer will point to valid Ram and permits stack | |
| | availability. By starting each subprogram, the value in the stack | |
| | pointer is incremented by 1. In the same manner, by ending | |
| | subprogram, this value is decremented by 1. | |