



**WINTER– 16 EXAMINATION****(Subject Code: 17659)****Model Answer****Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1		Attempt any <b>THREE</b> of the following	12-Total Marks
1	a)	<b>Explain the process of estimation of resistance of the channel and how it is calculated.</b>	4M
	Ans:	<p><b><u>Estimation of Resistance:</u></b></p> <p>Consider a uniform slab of conducting material of resistivity <math>\rho</math>. Let <math>W</math> be the width, <math>t</math> the thickness and <math>L</math> the length of the slab.</p> <p>Hence the resistance between A and B terminal.</p> $R_{AB} = \frac{\rho L}{A} \text{ ohms.}$ <p>Where <math>A</math> = cross-sectional area.</p> $\text{Thus } R_{AB} = \frac{\rho L}{t \cdot W} \text{ ohms.}$ <p>Consider the case in which <math>L = W</math>, that is a square of resistive material then</p> $R_{AB} = \frac{\rho}{t} = R_s$ <p>Where</p> <ul style="list-style-type: none"> <li>• <math>R_s</math> = ohm per square or sheet resistance</li> <li>• Therefore, <math>R_s = \frac{\rho}{t}</math> ohm per square</li> <li>• Hence <math>R_s</math> is completely independent of the area of the square.</li> <li>• Thus,</li> </ul>	(Explanation :4 Mrks



- Thus to obtain the resistance of a conductor on a layer multiply the sheet resistance  $R_s$ , by the ratio of length to width of the conductor as shown in the equation. For examples, resistances of the two shapes shown in the above figure are same because the length to width ratio of both the slabs is same, even though the sizes are different. Although the voltage – current characteristics of a MOS transistor are generally non-linear, it is used to approximate its behavior in terms of a ‘channel resistance’ to estimate the performance.
- The channel resistance  $R_c$ 
  - $R_c = K \left( \frac{L}{W} \right)$
  - Where  $K = \frac{1}{\mu C_{ox} (V_{gs} - V_t)}$   
 $\mu$  = surface mobility of majority carriers. (i.e. electrons in n-device and holes in p-device)
- Since mobility and threshold voltage are temperature dependent parameters, the channel resistance change with temperature. But as given in equation of  $R_c$ , channel resistance mainly depends on length to width ratio of the channel.



- In the above diagram both poly and diffusion are of  $2\lambda$  widths. The overlapping region is called a 'channel', with length and width  $2\lambda$ , as shown in figure. The thinnox is only in the channel region.
- In the above example channel length  $L = 2\lambda$  and width  $W = 2\lambda$ .
- The channel is square in shape and channel resistance.

$$R = R_s \left( \frac{L}{W} \right)$$

$$\text{Therefore, } R = R_s \left( \frac{2\lambda}{2\lambda} \right)$$


$$R = 1^2 \cdot R_s \text{ ohm / square.}$$

$$\text{Therefore, } R = R_s \text{ ohms.}$$

b) Draw NAND and NOR gates using NMOS.



4M

Ans:



(2 Marks each)

(Any one diagram for NAND and NOR each)

	 <p>Resistive load      Enhancement load      Depletion load</p>	
c)	<b>Explain Latch-up in CMOS and how it is minimized.</b>	<b>4 M</b>
Ans:	 <p><b>Figure: Latchup diagram</b></p> <p>How to prevent latch up</p> <ol style="list-style-type: none"> <li>1. Increase the doping of well and substrate</li> <li>2. Increase the depth of the well region.</li> <li>3. Increase the spacing of NMOS / PMOS devices.</li> <li>4. The source / well contact must be kept nearly to reduce series resistance,</li> <li>5. Place a substrate contact for every 5 - 10 transistors,</li> <li>6. Layout of n and p transistors with packing of n devices towards gnd and p devices toward VDD.</li> <li>7. Using gold doping in the well region of substrate region.</li> <li>8. To avoid undesirable parasitic</li> <li>9. Guard Rings / channel stops: Additional heavy diffusion region may be same type of material as of substrate or well.</li> <li>10. Reduce gain: add thin epitaxy layer over substrate.</li> </ol>	(Diagram :2 Marks, Mini minimization :2 Mark)
d)	<b>Explain any three operators used in VHDL.</b>	<b>4 M</b>
Ans:	<p><b>OPERATORS:</b></p> <p>The predefined operators in the language are classified into the following six categories:</p> <ol style="list-style-type: none"> <li>1. Logical operators</li> <li>2. Relational operators</li> </ol>	(Any 3 operators)

3. Shift operators
4. Adding operators
5. Multiplying operators
6. Miscellaneous operators

The operators have increasing priority from 1 to 6. The evaluation of the expression is done from left to right. Parenthesis may be used to override the left to right evaluation.

### 1. Logical Operators:

The seven logical operators are:

**and          or          nand          nor          xor          xnor          not**

These operators are defined for the predefined types BIT and BOOLEAN. During evaluation of logical operators, bit values '0' and '1' are treated as FALSE and TRUE values of the BOOLEAN type respectively. The not operator has the same priority as that of miscellaneous operator.

### 2. Relational Operators:

These are

**=          /=          <          <=          >          >=**

The result type for all relational operations is always the predefined type Boolean. The = (equality) and the /= (inequality) operators are predefined on any type except file types. The remaining four relational operators are predefined on any scalar type (i.e. integer or enumerated types) or discrete array type (i.e. array in which element values belong to discrete type).

### 3. Shift Operators:

These are:

**sll          srl          sla          sra          rol          ror**

Each of the operators takes an array of BIT or BOOLEAN as the left operand and an integer value as the right operand and performs the specified operation.

The sll operator ( shift left logical) and srl operator (shift right logical) fill the vacated bits with left operand type LEFT.

The sla operator (shift left arithmetic) fills the vacated bits with rightmost bit of the left operand, while the sra operator (shift right arithmetic) fills the vacated bits with the left most of the left operand. The operator causes the vacated bits to be filled with the displaced bits in a circular fashion.

These are “1001010” sll 2 is “0101000” -- filled with BIT LEFT, which is ‘0’.

“1001010” srl 3 is “0001001” – filled with ‘0’.

“1001010” sla 2 is “0101000” – filled with rightmost bit which is ‘0’.

“1001010” sra 3 is “1111001” –filled with ‘1’ which is the leftmost bit.

“1001010” rol 2 is “0101010” –rotate left

“1001010” ror3 is “0101001” –rotate right

#### 4. Adding operator:

These are:

+                      –                      &

The operands for the addition(+) and subtraction (-) operators must be of the same numeric type. The operands for the & (concatenation) operators can be either a one dimensional array type or an element type. the result is always an array type.

e.g. ‘0’ & ‘1’

results in an array of characters “01”.

#### 5. Multiplying Operators:

These are:

\*                      /                      mod                      rem

The multiplication and division operators are predefined for both operands being of the same integer or real type. The result is also of the same type.

For the division operator, division of a value of physical type by either an integer or a real value is allowed, and the result type is the physical type.

The rem (remainder) and mod (modulus) operators operate on operands of integer types, and the result is also of the same type. The result of a rem operation has the sign of its first operand and is defined as:

$$A \text{ rem } B = A - (A/B)*B$$

The result of mod operator has the sign of the second operand and is defined as:

$$A \text{ mod } B = A - B*N$$

#### 6. Miscellaneous Operators:

The miscellaneous operators are:

**abs                      \*\***

The abs (absolute) operator is defined for any numeric type.

The \*\* (exponentiation) operator is defined for the left operand to be of integer or floating point type and for the right operand (i.e the exponent) to be of the integer type only.

Operator Type							
logical	and	or	nand	nor	xor	xnor	not
relational	=	/=	<	<=	>	>=	
shift	sll	srl	sla	sra	rol	ror	
addition	+	-					
unary	+	-					
multiplying	*	/	mod	rem			
other	**	abs	&				

b) Attempt any One of following:


6 M

(a) Explain CZ process for wafer fabrication, with neat diagram.

6M

Ans:

**Czochralski (CZ) Process:**



(Diagram:3M  
ark  
Explanation:  
3 Mark)



It consists of Quartz crucible, which is surrounded by a graphite radiator. The graphite is heated by radio frequency induction heating and temperature maintained a few degrees above the melting point of silicon (approx.  $1425^{\circ}\text{C}$ ), the atmosphere just above the polysilicon melt is typically helium or argon for freezing.

A polycrystalline Si is melted in the crucible and controlled amount of impurities (p type or n type) are added to the melt to provide the crystal with required electrical properties.

After the seed (single crystal silicon piece) is dipped into the melt, the seed is gradually withdrawn vertically from the melt while simultaneously being rotated. The molten polycrystalline silicon melts the tip of the seed and it is withdrawn, refreezing occurs. As the melt freezes, it assumes the single crystal form of the seed. This process is continued until the melt is consumed. The diameter of the ingot (rod of silicon) is determined by the seed withdrawn rate and seed rotation rate.

The produced crystalline silicon rod is then slicing into wafers using cutting tools like diamond blades. Following slicing at least one face of the wafer is polished to flat scratch free mirror finish surface.

**(b) Define the terms: (1) Metastability (2) Noise margins (3) Skew**

**6M**

**Ans: Metastability:** In digital systems, when two asynchronous signals combine in such a way that their resulting output goes to an indeterminate state or unpredictable state. This state is known as metastable state. At the end of metastable state the output settles either 0 or 1. This whole process is known as metastability.

**(Each :2 Mark)**

**Noise Margins:** It is a measure of noise immunity of a gate or circuit (noise immunity is the ability of a gate or circuit to tolerate any noise present in a signal without performing a wrong operation).

**Skew (Clock Skew):** skew is defined as “the magnitude of the time difference between two events that ideally would occur simultaneously”

We say that in synchronous systems, all the flip-flops are clocked simultaneously. But this is not always done. The clock signal, which is said to be applied simultaneously to all the flip-flops, may cause a minute delay changes due to some variation in the wiring between the components. Due to this, it may happen that the clock signal may arrive at the clock inputs of different flip-flops at different times. This delay is termed as clock skew.

**Q 2**

**Attempt any Four of the following**

**16 M**

**a) Differentiate between Xilinx and Atmel series architecture of CPLD.(four point)**







**4 M**



**Ans:**


Sr. No.	Xilinx CPLD	ATMEL CPLD
1.	XC9536, XC9572, XC95108 these have 36, 72 and 108 macro-cells.	ATF1502, ATF1504, ATF1508 these have 32, 64 and 128 macro-cells.
2.	Available in variety of packages but 44 and 84 pins PLCC or J-lead packages are more popular.	Available in variety of packages but 44, 68 and 84 pins PLCC or J-lead packages are more popular.


**(4 point Each point:1 Marks)**



	<table> <tr> <td data-bbox="251 155 365 268">3.</td><td data-bbox="365 155 876 268">Xilinx offers their web packs free download.</td><td data-bbox="876 155 1347 268">ATMEL offers their WinCUPL PLD compiler for free download.</td></tr> <tr> <td data-bbox="251 268 365 352">4.</td><td data-bbox="365 268 876 352">The most current version only works on windows XP.</td><td data-bbox="876 268 1347 352">The most current version only works on Windows XP.</td></tr> <tr> <td data-bbox="251 352 365 604">5.</td><td data-bbox="365 352 876 604">In conversion application XC4000 FPGAs the equivalents are 1. XC4002,XC4003 2. XC5200 SERIES XC5202 AND XC5204 3. XC505((SPARTAN SERIES) XC 10.</td><td data-bbox="876 352 1347 604">In conversion application atmel series FPGAs equivalent are 1. AT40K05,AT40K05/10 2. AT40K05,AT40K05/10 3. AT40K05,AT40K05/20</td></tr> </table>	3.	Xilinx offers their web packs free download.	ATMEL offers their WinCUPL PLD compiler for free download.	4.	The most current version only works on windows XP.	The most current version only works on Windows XP.	5.	In conversion application XC4000 FPGAs the equivalents are 1. XC4002,XC4003 2. XC5200 SERIES XC5202 AND XC5204 3. XC505((SPARTAN SERIES) XC 10.	In conversion application atmel series FPGAs equivalent are 1. AT40K05,AT40K05/10 2. AT40K05,AT40K05/10 3. AT40K05,AT40K05/20													
3.	Xilinx offers their web packs free download.	ATMEL offers their WinCUPL PLD compiler for free download.																					
4.	The most current version only works on windows XP.	The most current version only works on Windows XP.																					
5.	In conversion application XC4000 FPGAs the equivalents are 1. XC4002,XC4003 2. XC5200 SERIES XC5202 AND XC5204 3. XC505((SPARTAN SERIES) XC 10.	In conversion application atmel series FPGAs equivalent are 1. AT40K05,AT40K05/10 2. AT40K05,AT40K05/10 3. AT40K05,AT40K05/20																					
b)	Compare moore and mealy machines.(four point)	4 M																					
Ans:	<table> <tr> <th data-bbox="251 699 365 751">SR NO</th><th data-bbox="365 699 852 751">MOORE MACHINE</th><th data-bbox="852 699 1339 751">MELAY MACHINE</th></tr> <tr> <td data-bbox="251 751 365 793">1.</td><td data-bbox="365 751 852 793">Output is function of state of machine.</td><td data-bbox="852 751 1339 793">Output is function of state of machine and present input condition.</td></tr> <tr> <td data-bbox="251 793 365 835">2.</td><td data-bbox="365 793 852 835">Requires more number of states.</td><td data-bbox="852 793 1339 835">Requires less number of states.</td></tr> <tr> <td data-bbox="251 835 365 877">3.</td><td data-bbox="365 835 852 877">Faster.</td><td data-bbox="852 835 1339 877">Slower.</td></tr> <tr> <td data-bbox="251 877 365 919">4.</td><td data-bbox="365 877 852 919">Simple design.</td><td data-bbox="852 877 1339 919">Complex design.</td></tr> <tr> <td data-bbox="251 919 365 961">5.</td><td data-bbox="365 919 852 961">Output in state.</td><td data-bbox="852 919 1339 961">Output is at the time of state transition.</td></tr> <tr> <td data-bbox="251 961 365 1087">6.</td><td data-bbox="365 961 852 1087"> <b>Block diagram:</b>   </td><td data-bbox="852 961 1339 1087"> <b>Block diagram:</b>   </td></tr> </table>	SR NO	MOORE MACHINE	MELAY MACHINE	1.	Output is function of state of machine.	Output is function of state of machine and present input condition.	2.	Requires more number of states.	Requires less number of states.	3.	Faster.	Slower.	4.	Simple design.	Complex design.	5.	Output in state.	Output is at the time of state transition.	6.	<b>Block diagram:</b> 	<b>Block diagram:</b> 	(4 Point, Each point:1 Marks)
SR NO	MOORE MACHINE	MELAY MACHINE																					
1.	Output is function of state of machine.	Output is function of state of machine and present input condition.																					
2.	Requires more number of states.	Requires less number of states.																					
3.	Faster.	Slower.																					
4.	Simple design.	Complex design.																					
5.	Output in state.	Output is at the time of state transition.																					
6.	<b>Block diagram:</b> 	<b>Block diagram:</b> 																					
c)	Write VHDL code for 3-bit up-counter.	4 M																					
Ans:	<p><b>Program:-</b></p> <pre> library IEEE; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity counter is     port(Clock, CLR : in std_logic;           Q : out std_logic_vector(2 downto 0)); end counter; architecture archi of counter is     signal tmp: std_logic_vector(2 downto 0);     begin         process (Clock, CLR)         begin             if (CLR='1') then                 tmp &lt;= "000";             elsif (Clock'event and Clock='1') then                 tmp &lt;= tmp + 1;             end if;         end process;         Q &lt;= tmp;     end archi; </pre>	(Entity:1 Mark Architecture :3Mark) Program using any other logic should be considered)																					


d)	<b>What are the advantages of twin-tub process of CMOS fabrication?</b>	<b>4 M</b>
<b>Ans:</b>	<p>Advantages of Twin-tub process are</p> <ol style="list-style-type: none"> <li>(1) Separate optimized wells are available.</li> <li>(2) Balanced performance is obtained for n and p transistors.</li> <li>(3) Make it possible to optimize "V<sub>t</sub>", "Body effect", and the "Gain" of n, p devices, independently.</li> <li>(4) The parasitic transistor is not likely to be formed.</li> <li>(5) No latch-up.</li> </ol>	<b>(Any 4Advantages :1 Mark each)</b>
e)	<b>List the type of FSM. Draw labelled diagram of each.</b>	<b>4 M</b>
<b>Ans:</b>	<p><b>Types of FSM:</b></p> <ul style="list-style-type: none"> <li>• Melay Machine</li> <li>• Moore Machine</li> <li>• Melay Machine</li> </ul>  <ul style="list-style-type: none"> <li>• Moore Machine</li> </ul> 	<b>(Type:1 Mark Labelled Diagram:3 Marks)</b>

f)	<b>Write the advantages and purpose of VHDL.</b>	<b>4 M</b>
Ans:	<p>Purpose of VHDL: VHDL was develop to overcome the flaws found in HDL. It is used to model a digital system at many levels of abstraction, ranging from the algorithm level to get level. It enables to express the concurrent or sequential behavior of digital system with and without timing. VHDL is intended for circuit synthesis as well as circuit simulation.</p> <p><b><u>Advantages:</u></b></p> <ul style="list-style-type: none"> <li>• It supports hierarchy. It uses set of components and interconnect them, each component can also be modeled as a set interconnected sub components.</li> <li>• It supports both synchronous and asynchronous timing models.</li> <li>• It supports various digital modeling techniques like finite state machine (FSM), Algorithmic description and Boolean expressions.</li> <li>• Concurrency, timing and clocking can be modeled in this language.</li> <li>• The logical operation and timing behavior of a design can be simulated.</li> <li>• It is not technology specific i.e. it can work with Xilinx, Lattice, Atmel series of CPLDs or FPGAs.</li> <li>• It is not case sensitive.</li> </ul>	(Purpose:2 Marks Advantages:2 Marks)
Q. 3	<b>Attempt any <u>Four</u> of the following</b>	<b>16 M</b>
a)	<b>Write basic architecture of spartan 3 FPGA series.</b>	<b>4 M</b>
Ans:	 <p>The diagram illustrates the basic architecture of the Spartan 3 FPGA. It shows a central array of Configurable Logic Blocks (CLBs) surrounded by Input/Output Blocks (IOBs). A Digital Clock Manager (DCM) is located near the top left. On the right side, there are vertical columns representing Block RAM and Multiplier blocks. A dashed line indicates a zoomed-in view of the CLB and IOB interface.</p>	(2 Marks for Diagram, 2 Marks for Explanation)

	<p>The Spartan-3E family architecture consists of five fundamental programmable functional elements:</p> <p><b>Configurable Logic Blocks (CLBs):</b> Contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.</p> <p><b>Input/ Output Blocks (IOBs):</b> Control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Double Data-Rate (DDR) registers are included.</p> <p><b>Block RAM :</b> Provides data storage in the form of 18-Kbit dual-port blocks.</p> <p><b>Multiplier Blocks :</b> Accept two 18-bit binary numbers as inputs and calculate the product.</p> <p><b>Digital Clock Manager (DCM):</b> Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.</p>	
b)	<b>What is test bench and write down a typical test bench format.</b>	<b>4 M</b>
Ans:	<p>A test bench is a model that is used to exercise and verify the correctness of a hardware model. The design which allows verifying the functionality of design at each step in VHDL synthesis based methodology is known as test bench.</p> <div data-bbox="568 1064 993 1497" data-label="Diagram">  <pre> graph TD     SD[Stimulus Driver] --&gt; DUT[DUT]     DUT --&gt; OK{OK}     OK --&gt; Errors[Errors]     OK --&gt; GR[Good Result] </pre> </div> <p>A typical test bench format is entity TEST_ BENCH is end; architecture TB_ BEHAVIOR of TEST_ BENCH is component ENTITY_ UNDER_TEST port ( list- of- ports-their-types-and-modes); end component; Local-signal-declarations ; begin Generate-waveforms-using-behavioral-constructs; Apply- to-entity-under-test; EUT: ENTITY_UNDER_TEST port map ( port-associations) ;</p>	<p><b>(Defination :1 Marks and Typical Test bench format :3 Marks, diagram in optional)</b></p>



	Monitor-values-and-compare-with-expected-values; end TB_ BEHAVIOR;	
c)	<b>Write VHDL code to implement 4:1 multiplexer .</b>	<b>4 M</b>
<b>Ans:</b>	Library IEEE; Use IEEE. Std_logic_1164.all; Entity MUX4_1 is Port(I : in bit_vector (3 downto 0); S: in bit_vector (1 downto 0); Y: out bit); end MUX4_1; architecture MUX of MUX4_1 is begin with S Select Y <= I(0) when "00" I(1) when "01" I(2) when "10" I(3) when "11"; '0' when others; -- optional end MUX;	(Any other statement used marks should be given)
d)	<b>Explain NAND gate using CMOS transistors.</b>	<b>4 M</b>
<b>Ans:</b>	<b><u>Explanation:</u></b> A general CMOS circuit consists of an n-MOS logic block between the output and ground and a pMOS logic block between the output and $V_{DD}$ . <ul style="list-style-type: none"> <li>In CMOS,                Number of nMOS transistors = Number of pMOS transistors. For two input NAND gate, there are two nMOS transistors in pull down, and hence two pMOS transistors in pull up. Since pMOS and nMOS are complementary to each other, pMOS transistors are connected in parallel between output and <math>V_{DD}</math>.             </li> <li>Two input CMOS NAND gate is shown in figure below. The pull down sections has transistors <math>M_1</math> and <math>M_2</math> in series and pull up section has transistors <math>M_3</math> and <math>M_4</math> are in parallel.</li> <li>Transistors <math>M_1</math> and <math>M_3</math> from one CMOS with A as input and transistors <math>M_2</math> and <math>M_4</math> from another CMOS with B as a input.</li> </ul>	(Diagram: 2 Marks, Explanation: 2 Marks)




**Truth Table (Optional):**

Input		CMOS				Output
A	B	M1	M2	M3	M4	
0	0	OFF	OFF	ON	ON	1
0	1	OFF	ON	ON	OFF	1
1	0	ON	OFF	OFF	ON	1
1	1	ON	ON	OFF	OFF	0

e) Explain P well process with suitable diagram.

4 M

Ans:





(Diagram: 2 Marks,  
Explanation: 2 Marks)

		<b>Explanation:- (Explanation need not to write all the steps)</b> Step1- Initially thick SiO <sub>2</sub> layer is grown on the entire n-type silicon surface. Step2- Using photoresist layer and a mask, which defines the area of deep p-well diffusion, the SiO <sub>2</sub> layer is etched off. Step3- Oxide in the p transistor region is removed and thin oxide layer is grown all over the surface. Step4- The polysilicon is patterned on thin oxide regions using a Mask forming pMOS and nMOS gates. Step5- The area of nMOS transistor is covered using p+ mask, and p diffusion is carried out to form source and drain of pMOS transistor. Step6- Using negative p+ mask the area of pMOS transistor is covered and n diffusion is carried out to form source and drain of nMOS transistor. Step7- Thick oxide layer is grown on the entire chip surface and the transistor areas where contact cuts are to be made are defined. Step8- The metal layer is deposited on the entire chip surface and is patterned.	
	f)	Write the output equation of Moore and Mealy machines. List any 2 examples for FSM.	4 M
	Ans:	Output Equation for Moore: $f(o/p) = f(P.S.)$ Output Equation for Moore: $f(o/p) = f(i/p, P.S.)$  <b>Examples: (Any relevant examples marks to be given)</b> 1. Vending machines, 2. Elevators, 3. Traffic lights, 4. Combinational Locks	(Output equation: 2 Marks, Examples :2 Marks)
<b>Q. 4</b>		<b>Attempt any THREE of following:</b>	12 M
	a)	Write VHDL code to implement 4-bit adder.	4 M
	Ans:	<pre> library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity FullAdder1 is     Port ( X : in std_logic;           Y : in std_logic;           CIN : in std_logic;           SUM : out std_logic;           CARRY : out std_logic); end FullAdder1; architecture Behavioral of FullAdder1 is begin     Process (X,Y,CIN)     begin         SUM &lt;= X XOR Y XOR CIN;         CARRY&lt;=(X AND Y) OR (X AND CIN) OR (Y AND CIN);     end process; end Behavioral; </pre>	(Any other relevant statement marks to be given)
	b)	Explain the following terms (1)Event scheduling (2) Simulation cycle	4 M
	Ans:	<b>No need of writing all the points</b> <ul style="list-style-type: none"> <li>Events are changes to the wire or registers. Statements can schedule event to occur at particular time or to be triggered by other events in current time slot or at later simulation time.</li> </ul>	(Event Scheduling:2 Marks, Simulation




	<ul style="list-style-type: none"> <li>The events queue is segmented into five different regions. Each event will be added to one of the five regions in the queue but are only removed from the active region.</li> <li><b>1. Active events:</b> This event occurs at current simulation time and can be processed in any order.</li> <li><b>2. Inactive events:</b> This event occurs at current simulation time but shall be processed after all active events are processed.</li> <li><b>3. Non-blocking assign update event:</b> This event is evaluated during some previous simulation time, but shall be assigned at this simulation time after all active and inactive events are processed.</li> <li><b>4. Monitor event:</b> This event is processed after all active events, inactive events and non-blocking assign update events are processed.</li> <li><b>5. Future events:</b> This event occurs at some future simulation time. Future events are divided into future inactive event and future non-blocking assign update event.</li> <li>Processing all active events is called simulation cycle.</li> </ul> <p><b>Simulation cycle :</b> Some designs are self-simulating and do not need any external stimulus, but in most of the cases VHDL designers use VHDL test bench to drive the design being tested. Test bench is used to verify the functionality or correctness of a HDL model. It is a specification in HDL that plays the role of a complete simulation environment for the analyzed system. A test bench is at the highest level in the hierarchy of the design. It instantiates the design under test (DUT) and provides the necessary input stimulus to DUT and examines the output from DUT. The stimulus driver drives input to the DUT. DUT responds to the input signals and produces output. Finally, it compares the output results from DUT with the expected values and reports any discrepancies.</p>	<b>cycle:2 Marks)</b>
c)	<b>Draw CMOS transistor fabrication using n-well process</b>	<b>4 M</b>
Ans:	<ul style="list-style-type: none"> <li>The n-well CMOS circuits are also superior to p-well because of the lower substrate bias effect on transistor threshold voltage and inherently lower parasitic capacitance associated with source and drain regions.</li> <li>The typical n-well fabrication steps are shown below.</li> <li>The first mask defines the n-well regions. This is followed by a low dose phosphorous implant driven in by a high temperature diffusion step to form the n-well.</li> <li>The well depth is optimized to ensure against p-substrate to p+ diffusion breakdown without compromising the n-well to n+ mask separation.</li> <li>The next steps are to define the devices and diffusion paths, grow field oxide, deposit and pattern the polysilicon, carry out the diffusion, make contact cuts and finally metallise.</li> </ul>	<b>(Diagram :2 Marks, Explanation : 2 Marks, Relevant steps marks can be given)</b>






(Note:Diagram optional)



d)	<b>Explain the following terms (1)Architecture (2)Configuration</b>	<b>4 M</b>
Ans:	<p><b>Architecture :</b></p> <ul style="list-style-type: none"> <li>All entities that are declared have an architecture associated with it. Architecture describes the behavior of the entity. An entity can have multiple architectures.</li> <li>Architecture assigned to an entity describes internal relationship between input and output of the entity. First part of the architecture may contain declaration of types, signals, constants, subprograms etc.</li> </ul> <p><b>Configuration :</b></p> <p>A configuration statement is used for binding a component instance to an entity architecture pair, when there are multiple architectures for a single entity.</p>	<b>[Architecture : 2 Marks, Configuration:2 Marks]</b>
(b)	<b>Attempt any <u>One</u> of the following</b>	<b>6 M</b>
(a)	<b>Draw architecture of XC9500 CPLD.</b>	<b>6M</b>
Ans:		<b>(Diagram:6 Mark)</b>
(b)	<b>Design a sequence detector to detect the sequence 101.</b>	<b>6M</b>
Ans:	<p><b>(This solution is designed by Moore logic, marks to be given if designed by Mealy logic, any other relevant method marks to be given)</b></p> <ul style="list-style-type: none"> <li>A sequence detector is a sequential state machine. In a Moore machine, output depends only on the present state and not dependent on the input (x). Hence in the diagram, the output is written with the states.</li> <li>The state diagram of a moore machine for a 101 detector is:</li> </ul>	<b>(Design:3 Marks, Truth Table:3 Marks)</b>




- The state table for the above diagram:

Present state	Next state		Output	
	x = 0	x = 1	x = 0	x = 1
a	a	b	0	0
b	c	b	0	0
c	a	d	0	1
d	c	b	0	0


- Four states will require two flip flops. Consider two D flip flops. Their excitation table is shown below.
- Excitation table:

Input x	Present state		Next state		F/F inputs		Output Y
	B	A	B + 1	A + 1	D <sub>B</sub>	D <sub>A</sub>	
0	0	0 (a)	0	0 (a)	0	0	0
0	0	1 (b)	1	0 (c)	1	0	0
0	1	0 (c)	0	0 (a)	0	0	0
0	1	1 (d)	1	0 (c)	1	0	0
1	0	0 (a)	0	1 (b)	0	1	0
1	0	1 (b)	0	1 (b)	0	1	0
1	1	0 (c)	1	1 (d)	1	1	0
1	1	1 (d)	0	1 (b)	0	1	1

- K-maps to determine inputs to D Flip flop:



- Circuit diagram for the sequence detector:



Q.5

Attempt any Four of the following:

16 M

a)

Differentiate FPGA and CPLD.

4 M


Ans:


Comparison:

Sr. No.	FPGA	CPLD
1	It is field programmable gate arrays.	It is complex programmable logic device.
2	Capacity is defined in terms of number of gates available.	Capacity is defined in terms of number of macro-cells available.
3	FPGA consumes less power than CPLD	CPLD consumes more power than FPGA devices.
4	Numbers of input and output pins on FPGA are less than CPLD.	Numbers of input and output pins on CPLD are high.
5	FPGA is suitable for designs with large number of simple blocks with few numbers of inputs.	CPLD are ideal for complex blocks with large number of inputs.
6	FPGA based designs require more board space and layout complexity is more.	CPLD based designs need less board space and less board layout complexity.
7	It is difficult to predict the speed performance of design.	It is easier to predict speed performance of design.
8.	FPGA are available in wide density range.	CPLDs contain fewer registers but have better performance.

( 4 marks for any 4 points)




<p><b>b)</b></p> <p><b>Ans:</b></p>	<p><b>List and explain data types used in HDL.</b></p> <div data-bbox="240 205 1003 520">  <pre> graph TD     Types --&gt; Access     Types --&gt; Scalar     Types --&gt; Composite     Composite --&gt; Array     Composite --&gt; Record     Scalar --&gt; Integer     Scalar --&gt; Real     Scalar --&gt; Enumerated     Scalar --&gt; Physical           </pre> </div> <p>There are mainly two types: 1. Scalar 2. Composite</p> <p>Scalar Types :</p> <ol style="list-style-type: none"> <li>1. Integer: Defines the value with Integer. (Integer Range).</li> <li>2. Real: Defines the value with number.</li> <li>3. Enumerated: Defines the set of user defined values consisting of identifiers and character literals</li> <li>4. Physical :used to represent physical quantities e.g. distance ,time</li> </ol> <p>Composite :</p> <ol style="list-style-type: none"> <li>1. Array: Contain many elements of same type.</li> <li>2. Record : Contain elements of different types</li> </ol>	<p><b>4 M</b></p> <p><b>( 1 Mark for List. 1.5 +1.5 Marks for Scalar and Composite )</b></p>
<p><b>c)</b></p> <p><b>Ans:</b></p>	<p><b>Explain in cycle based simulation.</b></p> <ul style="list-style-type: none"> <li>• Cycle-based simulation ignores intra-cycle state transitions, i.e. they check the status of target signals periodically irrespective of any events. This can boost performance by 5 to 10 times compared to traditional event-driven simulators.</li> <li>• Cycle-based technology offers greater memory efficiency and faster simulation run-time than traditional pure event-based simulators.</li> <li>• Cycle-based simulators work best with synchronous design but give less timing accuracy with asynchronous design.</li> <li>• Signals are treated as variables. Functions such as AND, OR etc. are directly converted to program statements.</li> <li>• Signal level functions such as memory blocks, adders, multipliers etc. are modeled as subroutines.</li> <li>• For every input vector, the code is repeatedly executed until all variables have attained steady value.</li> <li>• Compiled code simulator is efficient when used for high-level design verification. Inefficiency is incurred by the evaluation of the design when only few inputs are changing.</li> </ul> <p>OR</p> <ol style="list-style-type: none"> <li>1. All events are postponed till the end of clock Cycle.</li> <li>2. All results are evaluated only once at the end of each clock cycle.</li> <li>3. Timing information is not maintained.</li> <li>4. Suitable for Synchronous designs.</li> </ol>	<p><b>4 M</b></p> <p><b>(Each point: 1 Marks)</b></p>

d)	<b>Draw the CMOS inverter characteristics and explain it.</b>	<b>4 M</b>
Ans:	<div data-bbox="237 386 665 674" data-label="Diagram">  </div> <div data-bbox="667 207 1130 674" data-label="Figure"> </div> <p>CMOS Inverter</p> <p>DC Transfer Characteristic</p> <p>Fig shows the characteristic of CMOS inverter .</p> <p><b>Region A</b> When input voltage <math>0 \leq V_{in} \leq V_M</math> N device is cut off and p device in linear range. <math>V_{out} = V_{DD}</math>.</p> <p><b>Region B</b> <math>V_M \leq V_{in} \leq V_{DD}/2</math> <math>V_{out}</math> is as per voltage equation P device is in non saturation region n device is in saturation</p> <p><b>Region C</b> N and P devices in saturation <math>V_{out} = V_{in}</math></p> <p><b>Region D</b> <math>V_{DD}/2 &lt; V_{in} \leq V_{DD} + V_{tp}</math> P device is in saturation and n device is in operating in non saturation</p> <p><b>Region E</b> <math>V_{in} \geq V_{DD} - V_{tp}</math> P device cutoff n device in linear mode <math>V_{out} = 0</math>.</p>	(Description: 2 Marks, Characteristics: 2 Marks)
e)	<b>Explain shift operators with example.</b>	<b>4 M</b>
Ans:	<p><b>Shift operators:</b></p> <ul style="list-style-type: none"> <li>sll shift left logical</li> <li>srl shift right logical</li> <li>sla shift left arithmetic</li> <li>sra shift right arithmetic</li> <li>rll right left logical</li> <li>rrl right right logical</li> </ul> <p>Example : count &lt;= count sll 1 contain of the count is shifted to left by '1'. Any such examples for other operators</p>	( Any four with example Each operator: 1 Marks)
f)	<b>What is event scheduling and zero modelling.</b>	<b>4 M</b>
Ans:	<p><b>Event scheduling:</b> Event is nothing but change on target signal which is to be updated. Ex. <math>X \leq a</math> after 0.5ns when select=0 else</p>	(Event scheduling :2 Marks)



		<p><math>X \leq b</math> after 0.5ns</p> <p>The assignment to signal x does not happen instantly. Each of the values assigned to x contain an <b>after</b> clause.</p> <p>The mechanism for delaying the new value is called scheduling an event. By assigning port x a new value, an event was scheduled 0.5ns in the future that contains the new value for signal x. when the event matures, signal receives a new value.</p> <p><b><u>Zero Modelling :</u></b></p> <p>The ordering of zero delay events is handled with a fictitious unit called delta time. Delta time represents the execution of a simulation cycle without advancing Simulation time. The simulator models zero-delay events using delta time. Events scheduled at the same time are simulated in specific order during a delta time step. Related logic is then re-simulated to propagate the effects for another delta time step. Delta time steps continue until there is no activity for the same instant of simulated time.</p> <p style="text-align: center;"><b><u>OR</u></b></p> <p>In VHDL zero delay circuits and designs that depends on zero delay components can never be built. Simulation deltas are used to order some types of events during simulation. Specifically zero delay events must be ordered to produce consistent results. If they are not properly ordered results can vary between different simulation runs.</p>	, zero modeling:2 Marks)
<b>Q.6</b>		<b>Attempt any FOUR of following:</b>	<b>16 M</b>
	<b>a)</b>	<b>Explain oxidation and diffusion process in fabrication process.</b>	<b>4 M</b>
	<b>Ans:</b>	<p><b>OXIDATION:</b></p> <p>Oxidation is a process by which a layer of silicon dioxide is grown on the surface of a silicon wafer. The oxidation of silicon is necessary throughout the modern integrated circuit fabrication process. The oxidation of silicon is achieved by heating silicon wafers in an oxidizing atmosphere such as oxygen or water vapor .There are two types</p> <ol style="list-style-type: none"> <li>1. Wet oxidation</li> <li>2. Dry oxidation</li> </ol> <p><b>Diffusion :</b></p> <p>The process of junction formation, which is transition from p to n type or vice versa. Diffusion of impurity atoms into silicon crystal takes place only at elevated temperature, typically 900 to 1100°C.The following material are used</p> <p><b>P type : Borane(<math>B_2H_6</math>)</b>  <b>N type: Phosphine(<math>PH_3</math>)</b></p>	(Oxidation:2 Marks, Diffusion: 2 Marks)
	<b>b)</b>	<b>Define the following terms related to VHDL (1)Package (2) Entity</b>	<b>4 M</b>
	<b>Ans:</b>	<p><b>Package :</b></p> <p>Contains frequently used declarations, constants, functions, procedures, users data types, subprograms and components.</p> <p><b>Entity :</b></p> <p>A design's interface signals to the external circuitry i.e. declaration of inputs and outputs of the design .</p>	(Package : 2 Marks, Entity : 2 Marks)
	<b>c)</b>	<b>Explain HDL design flow for synthesis.</b>	<b>4 M</b>

Ans:



Synthesis is an automatic method of converting higher level of abstraction to lower level of abstraction.

1.The process that converts user, hardware description into structural logic description. Synthesis is a means of converting hdl into real world hardware. It generates a gate level net list for the target technology. The synthesis tool converts register transfer level (RTL) description to gate level netlist. These gate level netlists consist of interconnected gate level macrocells.

2.The inputs to the synthesis process are RTL (register transfer level) VHDL description, circuit constraints and attributes for the design, and a technology library.

3.The synthesis process produces an optimized gate level net list from all these inputs. The translation from RTL description to Boolean equivalent description is usually not user controllable.

4.The intermediate form that is generated is a format that is optimized for a particular tool and may not even be viewable by the user. All the conditional signal assignments and selected signal assignment statements are converted to their boolean equivalent in this intermediate form. The optimization process takes an un optimized Boolean description and converts it to an optimized Boolean description. For this it uses number of algorithm and rules. This process aims to improve structure of Boolean equations by applying rules of boolean algebra. This removes the redundant logic and reduces the area requirement.


OR

Simple steps

1. Describe your design with HDL
2. Perform RTL simulation
3. Synthesizing your design
4. Create Xilinx Netlist Files (XNF/EDIF etc)
5. Perform Functional Simulation
6. Floor planning of design (optional)
7. Placing and routing
8. Perform a timing simulation (post layout)

(2 Marks for flow 2Marks for description)



	Note :flow may vary	
d)	<b>Explain the following terms (1) Delta Delay (2) Sensitivity list</b>	<b>4 M</b>
Ans:	<p><b>Delta Delay</b></p> <p>The real time that the simulator takes to execute one simulation cycle is known as delta delay for simulation delta with zero simulation time. A delta delay is very small and does not correspond to any real delay and actual simulation time does not advance. Delta delay is introduced to achieve concurrency and order independency. The simulator freezes simulation time until all scheduled assignments in current simulation time is finished and there are no more events in the sensitivity list.</p> <p><b>Sensitivity List</b></p> <p>Every concurrent statement has a sensitivity list. Statements are executed only when there is an event or signal in the sensitivity list, otherwise they are suspended.</p> <p>Ex. <math>F \leq a \text{ and } b;</math></p> <p>A and b are in the sensitivity list of f. the statement will execute only if one of these will change.</p> <p>Ex. Process(clk, RST)</p> <p>The process is sensitive to RST and clk signal i.e. an event on any of these signals will cause the process to resume.</p>	<p><b>(Delta Delay :2Marks, Sensitivity List: 2Marks,)</b></p>
e)	<b>Execute the following equation by the circuit with CMOS logic. <math>D = [(A.B) + (C.D)]</math></b>	<b>4 M</b>
Ans:		<p><b>(Diagram:4 Marks)</b></p>
f)	<b>What is meant by efficient coding style? How arithmetic expressions are optimized?</b>	<b>4 M</b>
Ans:	<p>There may be more than one method to model a particular design part but only a few would yield better performance. The essence of VHDL coding lies in understanding which style yields the ultimate performance under the given set of specifications. The key to higher performance is to avoid writing code that needlessly creates additional work for the HDL compiler and synthesizer, which, in turn, generates designs with greater number of gates.</p> <p>Basically, any coding style that gives the HDL simulator information about the design.</p> <p><b>Optimising Arithmetic Expressions :( 2 Marks)</b></p>	<p><b>(Note:It should describe Writing Technology-Independent HDL:2 Marks, Optimising</b></p>



		<p>Design compilers use the properties of arithmetic operators such as associative and cumulative to rearrange an expression so that it results in an optimized implementation. The uses following methods</p> <ol style="list-style-type: none"><li>1. Merging cascaded adders with carry</li><li>2. Arranging Expression trees for minimum delay</li><li>3. Sharing of common sub expressions and parenthesis</li></ol>	<p><b>Arithmetic Expressions 2 Marks)</b></p>
--	--	---	---