


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC – 27001 – 2005 Certified)

WINTER – 12 EXAMINATION Model Answer


Subject Code: 12069

Q.1	Attempt any <u>TEN</u> of the following	20 Marks			
Ans a. (i)	$101101_2 = 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$				
	= 32+0+8+4+1	½ Mark			
	$=(45)_{10}$				
	Ans: $(101101_2) = (45)_{10}$				
(ii)	$(29)_{10} =$ Quotient Remainder	½ Mark			
	16 29 HEX No.				
	= 13 \ LSD D				
	1 MSD 1				
	Ans: $(29_{10}) = (1D)_{16}$	½ Mark			
Ans b. (i)	9's complement of 4 = 9 - 4 = 5	½ Mark			
	10's complement of $4 = 9$'s complement of $4 + 1$ = $(9 - 4) + 1 = 5 + 1 = 6$	½ Mark			
(ii)	9's complement of 7 = 9 - 7 = 2	½ Mark			
	10's complement of 7 = 9's complement of 7 +1 = $(9 - 7) + 1 = 2 + 1 = 3$	½ Mark			
Ans c.	Gray code is called as unit distance code because in gray code the bit patt for two consecutive numbers differ in only one bit position i.e only one bit changes at a time.				
Ans d.	Commutative law of Boolean Algebra: 1^{st} law: A . B = B. A 2^{nd} law: A + B = B + A	1 Mark 1 Mark			



B ₂ 2 Q Fig: 1 bit memory cell using NAND gates.	2 Marks
Fan in: Fan in is defined as the number of input a gate has. e.g. A two input gate will have a fan in equal to 2.	1 Mark
Fan out: Fan out is defined as the maximum number of inputs of the same IC family that a gate can drive without falling outside the specified output voltage limits. Higher the fan out, higher the current supplying capacity of the gate. e.g. Fan out of 5 indicates that the gate can drive (supply current to) at the most 5 inputs of the same IC family.	1 Mark
$ \begin{array}{c} A \\ B \end{array} $ $ Y = A + B $	1 Mark
Fig: OR gate using NOR gate only	
A $Y = \overline{A} + \overline{B}$ $Y = A \cdot B$	1 Mark
Fig: AND gate using NOR gate only	
	Fan in: Fan in is defined as the number of input a gate has. e.g. A two input gate will have a fan in equal to 2. Fan out: Fan out is defined as the maximum number of inputs of the same IC family that a gate can drive without falling outside the specified output voltage limits. Higher the fan out, higher the current supplying capacity of the gate. e.g. Fan out of 5 indicates that the gate can drive (supply current to) at the most 5 inputs of the same IC family. Y=A+B Fig: OR gate using NOR gate only Y=A+B

Ans k.	 Advantages of TTL logic gate having open collector output: Wired ANDing becomes possible:-Open-collector outputs can be tied directly together which results in the logical ANDing of the outputs. Thus the equivalent of an AND gate can be formed by simply connecting the outputs. Increased current levels - Standard TTL gates with totem-pole outputs can only provide a HIGH current output of 0.4 mA and a LOW current of 1.6 mA. Many open-collector gates have increased current ratings Different voltage levels - A wide variety of output HIGH voltages can be achieved using open-collector gates. This is useful in interfacing different logic families that have different voltage and current level requirements. 	2 Marks for Any 2 points
Ans 1.	Law of Boolean Algebra: 1) Commutative law. 2) Associative law. 3) Distributive law. 4) AND law. 5) OR law. 6) INVERSION law.	2 Marks for Any 4 laws.
Q.2	Attempt any <u>FOUR</u> of the following	16 Marks
Ans a. (i)	1 0 1 1 + 1 1 0 1 1 1 1 1 1 1 0 0 0	1 Mark
	Ans:- 1011 +1101 = 11000	1 Mark



Verification of the first theorem:

This theorem can be verified by writing a truth table as shown in Fig (b).

1 Mark




Fig (b) Verification of theorem AB = A + B

Theorem 2: $A + B = A \cdot B : NOR = Bubble AND$

1 Mark

• This theorem states that the, complement of a sum is equal to product of complements. This theorem is illustrated in Fig ©




Fig (c) Illustration of De-Morgan's Second Theorem

Verification of the second theorem:

B $\overline{A + B}$ Ā B $\overline{\mathbf{A}} \cdot \overline{\mathbf{B}}$ A 0 0 1 1 1 0 0 1 0 1 0 0 0 0 1 0 1 1 0 0 LHS $\mathbf{A} + \mathbf{B} = \mathbf{A} \cdot \mathbf{B}$ RHS

Fig (d) Truth table to verify De- Morgan's second theorem


Ans c.

	Inputs	Outputs			
A	В	Cin	S	- Co	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

Fig: Truth Table of full adder

1 Mark

1 Mark



Preset & Clear:

- In the flip flops when the power switch is turned on, the state of output Q and \overline{Q} is uncertain.
- The outputs can be Q = 0, $\overline{Q} = 1$ to the other way round.
- But this uncertainty cannot be tolerated in certain applications. In some applications it is necessary to initially set or reset the flip flops.
- This can be practically achieved by adding two or more inputs to a flip flop, called preset (PR) and clear (CLR) inputs.

Function of Preset:

Preset is used to set the flip flop i.e. to make output Q = 1.


1 Mark

Function of Clear:

Clear is used to reset the flip flop i.e. to make output Q = 0.

1 Mark

Ans e. Symbol of Ex- OR gate: -



1 Mark

Fig: Symbol of 2 input Ex- OR gate


Input		Output		
A	В	Y = A Ex-OR B		
0	0	0		
0	1	1		
1	0	1		
1	1	0		

1 Mark

Table: Truth table of 2 input Ex- OR gate


Truth table for logic diagram:


Input	Output
A B C	Y = A + B + C
0 0 0	0
0 0 1	1
0 1 0	1
0 1 1	1
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1



Q.3	Attempt any FOUR of the following:	16 Marks						
Ans a. (i)	4:1 MUX is the combinational circuit since its output depends only on the present inputs.							
(ii)	Decade counter is sequential logic circuit because it uses flip-flops, whose outputs depend on present inputs as well as past inputs/outputs (feedback).	2 Marks						
Ans b.	Fig: 3 bit synchronous counter.	2 Marks						
	Truth Table and Waveforms are as shown							
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 Mark						
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
	Clock	1 Mark						
	0 1 2 3 4 5 6 7 0							


Ans c	PARAMETER	TTL	ECL	CMOS	
	Propagation delay	35ns	2ns	102ns	2 Marks
	Fan-out	10	25	>50	2 Marks
Ans d.	Data input Demux S S S S S S Fig: Realiza	D _{in} De	Y ₁ Y ₂ Y ₃ Y ₄ Y ₇ Y ₈ Y ₁₁ Y ₁₂ Y ₁₅ Aux using 1:4 dem	O/P _s	4 Marks







Explanation:-In JK Flip-flop when J=K=1 and when clock goes high, output should toggle (change to opposite state) ,but due to multiple feedback output changes/toggles many times till the clock/enable is high. Thus toggling takes place more than once, called as racing or race around condition. Thus to avoid RAC following methods can be used-

- 1. Design the clock with time less than toggling time(this method is not economical)
- 2. Use edge triggering.
- 3. Use Master Slave J K Flip-flop.








Under this condition either of T1 or T2 will be in on state, while both T3 and T4

Under this condition, T1 and T2 are in off state while T3 and T4 are in on off state,

will remain in off state, so output will be at logic 1 level.

Case 4:- A=B=1


so output is at logic 0 level.



Ans f. Truth table for BCD to 7 segment code converter is as shown below where only segment


'a'is to be solved for equation using K map as shown below-

Decimal		Inp	uts			Outputs						
	\mathbf{B}_3	B ₂	B ₁	B ₀	ā	b	ē	ā	ē	Ī	g	
0	0	0	0	0	0	0	0	0	0	0	1	
1	0	0	0	1	1	0	0	1	1	1	1	
2	0	0	1	0	0	0	1	0	0	11	0	
3	0	0	1	1	0	0	0	0	1		0	2
4	0	1	0	0	1	0	0			0	0	_
5	0	1	0	1	0	1	0	0	1	0	0	
6	0	1	1	0	0	1	0	0	0	0	0	
7	0	1	1	1	0	0	0		1	1	1	
8	1	0	0	0	0	0	0	0	0	0	0	
9	1	0	Ô	1	0	0	0	0	1	0	0	




Q5.	Attempt any <u>FOUR</u> of the following:	16 Marks			
Ans. a	Excess-3 code is derived from the BCD code by adding (0011) ₂ or (3) ₁₀ to each code word. e.g. (i) Excess-3 code of (0000)BCD = (0000 + 0011)				
	(ii) Excess-3 code of $(0000)BCD = (0000 + 0011)$ = $(0011)_{XS-3}$ (ii) Excess-3 code of $(0001)BCD = (0001 + 0011)$	½ Mark			
	(iii) Excess-3 code of $(0010)BCD = (0010 + 0011)$	½ Mark			
	$= (0101)_{XS-3}$ (iv) Excess-3 code of (0011)BCD = (0011 + 0011) $= (0110)_{XS-3}$	½ Mark			
	Gray code is derived from the BCD code by Ex-ORing bit with next Steps: (i) Write MSB as it is. (ii) Then EX-ORing each Gray bit with next bit till we reach to LSB.				
	(i) Gray code of $(0000)BCD = (0000)carry$	½ Mark			
	(ii) Gray code of $(0001)BCD = (0001)_{Gray}$ $0 \bigoplus_{i=0}^{n} 0 \bigoplus_{i=0}^{n} 1$ $0 \bigoplus_{i=0}^{n} 0 \bigoplus_{i=0}^{n} 1$	½ Mark			
	(iii) Gray code of $(0010)BCD = (0011)_{Gray}$ $0 \bigoplus_{i=0}^{n} 0 \bigoplus_{i=0}^{n} 1 \bigoplus_{i=0}^{n} 0$ $0 \bigoplus_{i=0}^{n} 1 \bigoplus_{i=0}^{n} 1$	½ Mark			
	(iv) Gray code of $(0011)BCD = (0010)_{Gray}$ $0 \bigoplus 0 \bigoplus 1 \bigoplus 1$	½ Mark			
	0 0 1 0				

Ans. b $M = \overline{Up}/Down$ 2 Marks QA (B) (A) Fig: Logic diagram of 3 bit up-down counter. **Operating Principle:** 1. With M=0 (Up counting mode): If M=0 & M=1, then the AND gates 1 and 3 in fig. p. 10.5.1 (a) 2 Marks will be enabled whereas the AND gates 2 and 4 will be disabled. Hence Q_A gets connected to the clock input of FF-B and Q_B gets connected to the clock input of FF-C. These connections are same as those for the normal up counter. Thus, with M=0 the circuit works as an up counter. 2. With M=1 (Down counting mode):-If M=1, then AND gates 2 & 4 in fig. p. 10.5.1 (a) will be enabled whereas the AND gates 1 & 3 are disabled. Hence, Q_A gets connected to the clock input of FF-B and Q_B gets connected to the clock input of FF-C. As discussed earlier, these connections will produce a down counter. Thus, with M=1 the circuit works as down counter. Realization of function Ans. c $f = \Sigma$ (0,2,5,7,11,15) using IC 74150: Given function is in sum of product (SOP) form i.e. output for given minterm is 1 e.g. when 0th line is selected o/p is logic 1. 1 Mark Maximum given minterm is 15, Hence, 16:1 multiplexer i.e. (IC 74150) for should be used. Logic IC 74150 has complemented output (Y), means the output will be equal to the complement of the selected data input. Therefore, connect given minterms to logic 0 i.e. GND (ground). As shown in fig. So at output it will produce Logic 1 for selected data input.



		Inputs	Out	tputs	1 Mark
	A	В	Difference D (A - B)	Borrow Bo	1 11244212
	0	0	0	0	
	0		1	1	
	1	0	1	0	
		1	0	0	
		Truth	n table of Half subtr	ractor	
	AB	0 1	√AB A ^E	0 0 TAB	
	4	000	1	1 0 0	2 Marks
	AB -	1		3 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
	K-map for	r difference	K -	- map for borrow	
	Difference D= A. = A F	B +A . B Ex-OR B	Bor	rrow= A. B	
	â V			erence (D) = A ⊕ B	1 Mark
		Н	alf Subtractor Circu	ıit	
\ n a	(17+58)				
Ans .					
i)		(17)= (58)=		1 BCD 0 BCD	
	_	(75)		1 Invalid BCD	
			+ 011 1 1 1	0 hence add (6) ₁₀ =0110 ₂	1 Mark
			0111 010	 \1	
			0111 010)1	
			7	5	



Ans. f




Fig: Parallel in series out shift register

Working Principle:

Load mode:

- When the shift/Load =0; AND gates 2,4,& 6 become active.
- They will pass B_1 , B_2 , B_3 bits to the corresponding flip flop.
- On the low going edge of clock, the binary bits B_0 , B_1 , B_2 , B_3 will get loaded into the corresponding flip flop.
- Thus Parallel loading takes place.

Shift mode:


- When the shift/Load =1; AND gates 2,4,& 6 become inactive. Hence Parallel loading of data becomes impossible.
- AND gates 1,3 & 5 become active.
- Therefore the shifting of data takes place from left to right bit by bit on application of clock pulse.

2Marks

1Mark

1 Mark

Q6.	Attempt any]	FOUR of	the follow	ing:			16 Marks
Ans.	• Symbo	l of the 2 in	nput NOR	gate.			
(a)			А — В —	\supset	> —Q		1½ Mark
	• Truth t						
		<u>I</u> 1	nput 		Output ——		1½
		A		В	$\mathbf{Q} = \mathbf{A} + \mathbf{B}$		Mark
		0		0	1		
	_	0		0	0		
	_	1		1	0		
	• Logica	l Output E	quation:				
		A+B	quanon.				1 Mark
Ans. (b)	(i) It is mod-6 (divide by 6) asynchronous (Ripple) up counter.ii) Truth table of divide by 6 asynchronous up counter.						2 Marks
	CLK	$Q_{\rm C}$	Q _B	Q _A	Y output	Count	
	Initially	0	0	0	1	0	2 Marks
	2	0	0 1	1 0	1 1	2	
	3	0	1	1	1	3	
	4	1	0	0	1	4	
	5	1	0	1	1	5	
Ans.	6	1	1	0	0	0	
	Seria Data Inpu	Din Do PR	_	D PR	Ff2	Serial bata contrat	1 ^{1/2} Marks
		Fig. 3	S-hit SISO	shift regi	ster using IC 7474		




Ans. (e)

Master Slave

Fig: logic diagram of master Slave J K flip Flop

Operation:

In the positive half cycle of the clock, the master is active and in the negative half cycle the slave is active as shown in figure below



Refer the truth table below:

Case I : Clock = x, J=K=0

1. For clock = 1 the master is active and slave is inactive.

As J=K=0, the outputs of master Q and Q will not change. Hence the S and R inputs to the slave will remain unchanged.

2. As soon as clock = 0, slave becomes active and master is inactive but since S and R have not changed the slave outputs will also remain unchanged, Hence the out put will not change if J = k = 0

Case	Inputs			Outputs		Remark
	CLK	J	K	Q_{n+1}	$\bar{\mathbb{Q}}_{n+1}$	
I	X	0	0	Qn	$\bar{\mathbb{Q}}_n$	No change
П	几 (1)	0	0	Qn	\bar{Q}_n	No change
Ш	JL(1)	0	1	0	1	Reset
IV	厂(1)	1	0	1	0	Set
V	JL ₍₁₎	1	1	$\bar{\mathbb{Q}}_n$	Qn	Toggle

Truth table of master slave JK flip flop

Case II: Clock=1, J=K=0---- same as case. I

Clock =1: Master active, slave inactive.

Hence outputs of the master become Q=0, Q=1

2 Marks

That means S = 0 and R=1 ----Reset state

Clock =0: Slave Active, master Inactive

Hence outputs if the slave becomes $Q=0, \overline{Q}=1$.

Again if **clock = 1:** Master active; slave inactive.

i.e. with changed outputs Q=0, Q=1 fed back to master, its outputs will Q=0, Q=1. That means Q=0 and Q=1.

Hence with clock=0 and slave become active. The outputs of slave will remain Q=0, $\overline{Q}=1$ ----Reset state

Case IV: with positive half cycle of clk and J=1, K=0 Master become active. **i.e.** Q= 1, $\overline{Q} = 0$.----- **Set state**

For Negative half cycle of clock Slave become active. And copies the status of master i.e. Q = 1, $\overline{Q} = 0$ ----- Set state

Clock =1: Master active slave inactive.

Therefore outputs of Master will toggle.

So S & R also will be inverted

Clock=0: Master Inactive, Slave Active.

Therefore outputs of Slave will toggle.

These changed outputs are returned back to the master inputs.

But since clock=0, the master is still inactive. So it does not respond to these changed outputs.

This avoids the multiple toggling which leads to the race around condition. Thus Master –slave flip flop will avoid race around condition.

Ans. f




Fig: Operating principle of TTL NAND gate

Input		Output	
A	В	$\mathbf{Y} = \overline{\mathbf{A} \cdot \mathbf{B}}$	
0	0	1	
0	1	1	
1	0	1	
1	1	0	

Operating Principle:

2 Marks

- 1. A and B both LOW (A = B = 0):
 - If A and B both are connected to ground, then both the B- E junctions of transistors Q₁ are forward biased.
 - Hence diodes D₁ and D₂ will conduct to force the voltage at point C to 0.7
 V.
 - This voltage is insufficient to forward bias base emitter junction of Q_2 . Hence Q_2 will remain OFF.
 - Therefore its collector voltage V_x rises to V_{cc.}
 - As transistor Q₃ is operating in the emitter follower mode, output Y will be pulled up to high voltage.

Therefore, Y = 1 (HIGH) For A = B = 1 (LOW)

2. Either A or B LOW (A =0, B=1 or A=1, B=0):

- If any one input (A or B) is connected to ground with the other terminal left open or connected to +Vcc, then the corresponding diode (D1 & D2) will conduct.
- This will pull down the voltage at "C" to 0.7 V.
- This voltage is insufficient to turn ON Q2. So it remains OFF.
- So collector voltage Vx of Q2 will be equal to Vcc. This voltage acts as base voltage for Q3.
- As Q3 acts as an emitter follower, output Y will be pulled to Vcc.

3. A and B both HIGH (A=B=1):-

- If A and B both are connected to +Vcc, then both the diodes D1 & D2 will be reverse biased and do not conduct.
- Therefore diode D3 is forward biased and base current is supplied to transistor Q2 via R1 and D3.
- As Q2 conducts, the voltage at X will drop down and Q3 will be OFF, whereas voltage at Z (across R3) will increase to turn ON Q4.
- As Q4 goes into saturation, the output voltage Y will be pulled down to a low voltage, Y=0.