






**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC – 27001 – 2005 Certified)

**WINTER – 12 EXAMINATION**

**Model Answer**




Subject Code : **12025**



Page No. : 1 / 18

Q1 .	Attempt any Ten	20 Marks
Ans a	<b>Symbol</b>  <b>Unit of Inductance Henry(H)</b>	1
Ans b	<b>Doping</b> The process of adding impurities to the Intrinsic semiconductor is called Doping. <b>Need</b> To increase conductivity of intrinsic semiconductor.	1
Ans c	<b>Symbol of LED</b>  <b>Applications of LED</b> <ol style="list-style-type: none"> <li>1. In the optocouplers</li> <li>2. In the infrared remote controls</li> <li>3. As indicators in various electronic circuits</li> </ol> <b>Symbol of Point Contact diode</b>  <b>Applications of Point Contact diode</b> <ol style="list-style-type: none"> <li>1. AM detector in radio receiver</li> <li>2. Video detector in T.V</li> <li>3. Microwave frequency Mixer</li> <li>4. Pulse Circuits</li> </ol>	1
Ans d	<b>Filter:</b> Filter are the electronic circuit used with rectifiers to get pure DC voltage. The rectifiers give pulsating dc voltage. Filters are connected at the output of rectifier to get pure ripple free dc voltage. <b>Types of filter:</b> <ol style="list-style-type: none"> <li>1.Shunt Capacitor filter</li> <li>2.Series Inductor filter</li> <li>3.LC / choke input filter</li> <li>4. CLC or <math>\pi</math> filter</li> </ol>	1

Ans e	<p><b>Load Regulation</b> - It is defined as the change in output voltage when the load current is changed from zero (no load) to maximum (full load) value. It is calculated as</p> $\% \text{ Load Regulation} = \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100 \quad \left  \begin{array}{l} V_{in} \text{ Constant} \end{array} \right.$ <p>Where <math>V_{NL}</math> = No load voltage (<math>I_L = 0</math>)  <math>V_{FL}</math> = Full load voltage (<math>I_L = I_L \text{ Max}</math>)</p> <p>Diagram of load regulation</p> <p><b>Line Regulation</b> : It is defined as the change in regulated load voltage for a specified range of line voltage with load <math>R_L</math> constant (<math>I_L</math> constant)</p> $\text{Line Regulation} = V_{HL} - V_{LL}$ <p><math>V_{HL}</math> = Load voltage with high line voltage  <math>V_{LL}</math> = Load voltage with low line voltage</p>	1
Ans f	<p><b><math>\alpha</math></b> - It is defined as the ratio of collector current <math>I_C</math> to the emitter current <math>I_E</math></p> $\alpha_{dc} = \frac{I_C}{I_E} \text{ or } \alpha_{ac} = \frac{\Delta I_C}{\Delta I_E}$ <p><b><math>\beta</math></b> – It is defined as the ratio of collector current <math>I_C</math> to the Base Current <math>I_B</math></p> $\beta_{dc} = \frac{I_C}{I_B} \text{ or } \beta_{ac} = \frac{\Delta I_C}{\Delta I_B}$	1
Ans g	<p><b>Types of Coupling</b></p> <ol style="list-style-type: none"> <li>1. RC Coupling</li> <li>2. Transformer Coupling</li> <li>3. Direct Coupling</li> </ol>	2
Ans h	<p><b>Applications of JFET (any one)</b></p> <ol style="list-style-type: none"> <li>1. Used as amplifier</li> <li>2. Used as switch</li> <li>3. Used as a voltage variable resistor(VVR)</li> <li>4. Used in digital circuits</li> </ol> <p><b>Applications of MOSFET (any one)</b></p> <ol style="list-style-type: none"> <li>1. Used as Amplifier</li> <li>2. It can be used as switch</li> </ol>	1



Q2	Attempt ANY FOUR	16																					
Ans a	<p><b>Symbol of LDR</b></p>  <p><b>Applications (any two)</b></p> <ol style="list-style-type: none"> <li>1.Camera light meters</li> <li>2.Security Alarms</li> <li>3.Smoke detectors</li> <li>4.Light sensitive relays</li> </ol> <p><b>Symbol of Thermistor</b></p>  <p><b>Applications (any two)</b></p> <ol style="list-style-type: none"> <li>1.Used in Bio-medical Instrumentation</li> <li>2.Automatic temperature controller</li> <li>3.Temperature sensor</li> <li>4. Biasing and compensating circuits of transistor</li> </ol>	<p>1</p> <p>1</p> <p>1</p> <p>1</p>																					
Ans b	<p><b>Difference between Intrinsic &amp; Extrinsic semiconductor(any 4 points)</b></p> <table border="1" data-bbox="379 902 1337 1391"> <thead> <tr> <th>Sr.No.</th><th>Intrinsic Semiconductor</th><th>Extrinsic semiconductor</th></tr> </thead> <tbody> <tr> <td>1.</td><td>Pure form</td><td>Impure form</td></tr> <tr> <td>2.</td><td>Number of holes is equal to the no. of electrons</td><td>In N type number of electrons is more and in P type number of holes is more</td></tr> <tr> <td>3.</td><td>Electrons and holes are thermally generated</td><td>Electrons and holes are generated due to doping</td></tr> <tr> <td>4.</td><td>Total current flow is due to holes and electrons</td><td>Total current flow is due to majority carriers holes in P-Type and electrons in N -type</td></tr> <tr> <td>5.</td><td>Conductivity is poor</td><td>Conductivity is high</td></tr> <tr> <td>6.</td><td>Fermi level is at the center of forbidden energy gap</td><td>Fermi level is either near the conduction band or valence band</td></tr> </tbody> </table>	Sr.No.	Intrinsic Semiconductor	Extrinsic semiconductor	1.	Pure form	Impure form	2.	Number of holes is equal to the no. of electrons	In N type number of electrons is more and in P type number of holes is more	3.	Electrons and holes are thermally generated	Electrons and holes are generated due to doping	4.	Total current flow is due to holes and electrons	Total current flow is due to majority carriers holes in P-Type and electrons in N -type	5.	Conductivity is poor	Conductivity is high	6.	Fermi level is at the center of forbidden energy gap	Fermi level is either near the conduction band or valence band	4
Sr.No.	Intrinsic Semiconductor	Extrinsic semiconductor																					
1.	Pure form	Impure form																					
2.	Number of holes is equal to the no. of electrons	In N type number of electrons is more and in P type number of holes is more																					
3.	Electrons and holes are thermally generated	Electrons and holes are generated due to doping																					
4.	Total current flow is due to holes and electrons	Total current flow is due to majority carriers holes in P-Type and electrons in N -type																					
5.	Conductivity is poor	Conductivity is high																					
6.	Fermi level is at the center of forbidden energy gap	Fermi level is either near the conduction band or valence band																					
Ans : c	<p><b>V-I Characteristics of Diode</b></p>  <p><b>Knee Voltage:</b> The voltage at which the forward current of diode starts increasing rapidly is known as Knee voltage.</p> <p><b>Reverse Breakdown voltage:</b> If the reverse bias voltage is increased, to a large value then reverse saturation current through PN junction increases abruptly. The voltage at which this action occurs is known as reverse breakdown voltage</p>	<p>2</p> <p>1</p> <p>1</p>																					

Ans : d	<p><b>Construction of Zener Diode</b></p>  <p><b>Operation in Reverse Bias</b></p> <ol style="list-style-type: none"> <li>1. Reverse bias means connecting the anode of diode to the negative terminal of the battery &amp; cathode of the diode to the positive terminal of the battery.</li> <li>2. As we increase the reverse voltage, initially a small reverse saturation current will flow due to minority carriers.</li> <li>3. At certain value of reverse voltage, the reverse current will increase suddenly and sharply, this voltage is break down voltage.</li> <li>4. This break down voltage is called zener break down voltage.</li> </ol>	2
Ans e	<p><b>Block Diagram of Regulated Power Supply</b></p>  <p>There are four basic blocks of a d.c. regulated power supply. They are 1) Step down transformer 2) Rectifier 3) Filter 4) Voltage Regulator 5) Voltage divider</p> <p><b>Functions</b> of each block are as follows :</p> <p><b>Step down transformer</b> : Reduces 230 volts 50Hz ac voltage to required ac voltage level.</p> <p><b>Rectifier</b> : Rectifier converts ac voltage to dc voltage. Typically bridge full wave rectifier is widely used.</p> <p><b>Filter</b> : Filter is a circuit used to remove fluctuations (ripple or ac) present in dc output.</p> <p><b>Voltage Regulator</b> : Voltage regulator is a circuit which provides constant dc output voltage irrespective of changes in load current or changes in input voltage.</p> <p><b>Voltage divider</b> is a passive circuit used for providing different dc voltages required by different electronic circuits</p>	2



Ans f	<b>Zener Diode as Voltage Regulator</b>	
	<div data-bbox="606 145 1077 392" data-label="Diagram"> </div> <ul style="list-style-type: none"> <li>- A Voltage Regulator circuit provides constant O/P voltage inspite of changes in its i/p voltage or load current.</li> <li>- The Series Resistance <math>R_s</math> is connected to limit the total current drawn from the unregulated power supply.</li> <li>- Zener diode is a shunt type voltage regulator because the zener diode is connected in parallel with the load resistance and is connected in reverse biased condition.</li> <li>- If <math>V_{in}</math> is higher than <math>V_z</math> and if the <math>I_z</math> is between <math>I_{zmin}</math> &amp; <math>I_{zmax}</math> then the voltage across zener will remain constant equal to <math>V_z</math> irrespective of any changes in <math>V_{in}</math> &amp; <math>I_L</math>. As output voltage is constant and equal to <math>V_z</math>, a regulated o/p voltage is obtained.</li> <li>- <b>When <math>V_{in}</math> varies</b>        Assume <math>R_L</math> constant, <math>V_{in}</math> is varying        So, <math>I_L</math> is also constant as <math>I_L = V_z/R_L</math>        But <math>V_{in}</math> changes &amp; supply current also changes  <math display="block">I = \frac{V_{in} - V_z}{R_s}</math>       Also <math>I = I_z + I_L</math>         If <math>V_{in}</math> is increased, then current <math>I</math> will increase. But as <math>V_z</math> is constant &amp; <math>R_L</math> is also constant, the <math>I_L</math> will remain constant.     </li> <li>- The increase in current <math>I</math> will increase <math>I_z</math> but <math>I_z</math> is less than <math>I_z</math> (max).</li> <li>- Thus the output voltage will remain constant.</li> <li>- <b>When <math>I_L</math> varies</b>        Assume <math>V_{in}</math> constant, <math>R_L</math> is variable.        If <math>R_L</math> increases, <math>I_L</math> will decrease. But <math>I</math> is constant.   <math display="block">I = \frac{V_{in} - V_z}{R_s}</math>       Also <math>I = I_z + I_L</math>        Therefore with decrease in <math>I_L</math>, <math>I_z</math> will increase. This can be continued without damaging the Zener diode as long as <math>I_z</math> is less than <math>I_{z max}</math>, the O/P voltage will remain constant.     </li> </ul>	<div data-bbox="1428 257 1444 302">2</div> <div data-bbox="1428 436 1444 481">2</div>
<b>Q3</b>	<b>Attempt ANY FOUR</b>	<b>16</b>
Ans a	<p>Acceptor Doped Material is termed as Trivalent Impurity.</p> <p>Donor Doped Material is termed as Pentavalent Impurity.</p> <p>Trivalent Impurity : Boron, Aluminium , Gallium (any one)</p> <p>Pentavalent Impurity : Phosphorous , Arsenic ,Antimony (any one)</p>	<div data-bbox="1428 1680 1444 1724">1</div> <div data-bbox="1428 1758 1444 1803">1</div> <div data-bbox="1428 1836 1444 1881">1</div> <div data-bbox="1428 1915 1444 1960">1</div>











Ans : f	<p>If the transistor is being used for amplification purpose, then Q point is exactly at the <b>center</b> of DC load line</p>  <p><b>Operating Point</b></p> <ul style="list-style-type: none"> <li>➤ It is the point on the load line which represents the dc current through a transistor (<math>I_{CQ}</math>) and the voltage across it (<math>V_{CEQ}</math>) when no ac signal is applied.</li> <li>➤ The dc load line is a set of infinite number of such operating points and the user or designer can choose any point on the dc load as the operating point.</li> <li>➤ The position of operating point on the load line is dependent on the application of the transistor.</li> <li>➤ The factors affecting the stability of Q-point are : 1. Changes in temperature 2. Changes in the value of <math>\beta_{dc}</math>.</li> </ul>	2
Q4 .	Attempt any FOUR	16
Ans : a	<p><b>Transistor as a switch</b></p> <p><b>Transistor in cut off region (Open Switch)</b></p> <ul style="list-style-type: none"> <li>- In the cut-off region both the junctions of a transistor are reverse biased and a very small reverse current flows through transistor.</li> <li>- The voltage drop across the transistor (<math>V_{CE}</math>) is high. Thus in the cut off region the transistor is equivalent to an open switch as shown in fig.</li> </ul>  <p><b>Transistor in the saturation region (close switch)</b></p> <ul style="list-style-type: none"> <li>- When <math>V_{in}</math> is positive, a large base current flows and the transistor saturates.</li> <li>- In the saturation region both the junctions of a transistor are forward biased. The voltage drop across the transistor (<math>V_{CE}</math>) is very small of the order of 0.2V to 1V depending on the type of transistor and the collector current is very large.</li> <li>- In saturation the transistor is equivalent to a closed switch as shown in fig.</li> </ul> <p style="text-align: right;">(contd. Page 10)</p>	2




Ans : b

**. SINGLE STAGE CE AMPLIFIER**

- i) **Biasing Circuit** : The resistances  $R_1$ ,  $R_2$  &  $R_E$ , &  $R_C + V_{CC}$  & transistor form the dc biasing & stabilization ckts. The biasing ckt must establish a proper Q point otherwise a part of the negative half cycle of the signal may be cut off in the o/p.
- ii) **Input Capacitor** : ( $C_{in}$ ) An electrolytic capacitor  $C_{in} = 10\mu f$  is used to couple the sign to the base of transistor. If it is not used, then signal source resistance will come across  $R_2$  & thus change the bias. The capacitor  $C_{in}$  allows only a.c. signal to flow but isolates the signal source from  $R_2$ .
- iii) **Emitter Bypass Capacitor  $C_E$**  : An emitter bypass capacitor  $C_E \cong 100\mu F$  is used in parallel with  $R_E$  to provide a low reactance path to the amplified ac signal. If it is not used then amplified ac signal flowing through  $R_E$  will cause a vg drop across it, thereby reducing the o/p vg.
- iv) **Coupling Capacitor  $C_C$**  : The  $C_C$  coupling capacitor  $\cong 10\mu f$  couples one stage amplification to next stage. If it is not used, the bias conditions of the next stage will be drastically changed due to the shunting effect of  $R_C$ . This is because  $R_C$  will come in parallel with the upper resistance  $R_1$  of the biasing n/w of the next stage. Therefore, the coupling capacitor  $C_C$  isolates the d.c. of one stage from the next stage, but allows the passage of a.c. signal

Ans : c

**Voltage Divider Bias**

(Contd. Pg. 11)


	<p>Now applying the Thevenin's theorem, we get the voltage,  <math>V_{TH} = \left( \frac{R_2}{R_1 + R_2} \right) \cdot V_{CC}</math>          And the equivalent resistance.  <math>R_{TH} = R_1    R_2 = \frac{R_1 \cdot R_2}{R_1 + R_2}</math>          Applying KVL to the base emitter loop of this circuit,  <math>V_{TH} = I_B R_{TH} + V_{BE} + I_E R_E</math>  <math>V_{BE} = V_{TH} - I_B R_{TH} - I_E R_E</math>          Applying KVL to the output section, we get  <math>V_{CC} = I_C R_C + V_{CE} + I_E R_E</math>  <math>V_{CE} = V_{CC} - I_C (R_C + R_E)</math></p>	2																														
Ans : d	<p>Compare BJT and FET ( any four points)</p> <table border="1"> <thead> <tr> <th>Sr. No.</th><th>BJT</th><th>FET</th></tr> </thead> <tbody> <tr> <td>1.</td><td>BJT is a Bipolar device</td><td>FET is a unipolar device</td></tr> <tr> <td>2.</td><td>Input impedance is low (In k <math>\Omega</math> )</td><td>Input impedance is high (In M<math>\Omega</math> )</td></tr> <tr> <td>3.</td><td>AC voltage gain of BJT amplifier is high (100-300)</td><td>AC voltage gain of FET amplifier is low (less than 50)</td></tr> <tr> <td>5</td><td>Transfer characteristics is linear.</td><td>Transfer character of FET is non linear.</td></tr> <tr> <td>6</td><td>Thermal runaway can damage the BJT.</td><td>Thermal runaway does not take place.</td></tr> <tr> <td>7.</td><td>Noise generated by BJT is high</td><td>Noise generated by FET is low</td></tr> <tr> <td>8.</td><td>BJT is current controlled device.</td><td>FET is a voltage controlled device.</td></tr> <tr> <td>9</td><td>BJT is more sensitive</td><td>FET is less sensitive.</td></tr> <tr> <td>10</td><td>Size of BJT is bigger than FET</td><td>Size of FET is smaller than BJT.</td></tr> </tbody> </table>	Sr. No.	BJT	FET	1.	BJT is a Bipolar device	FET is a unipolar device	2.	Input impedance is low (In k $\Omega$ )	Input impedance is high (In M $\Omega$ )	3.	AC voltage gain of BJT amplifier is high (100-300)	AC voltage gain of FET amplifier is low (less than 50)	5	Transfer characteristics is linear.	Transfer character of FET is non linear.	6	Thermal runaway can damage the BJT.	Thermal runaway does not take place.	7.	Noise generated by BJT is high	Noise generated by FET is low	8.	BJT is current controlled device.	FET is a voltage controlled device.	9	BJT is more sensitive	FET is less sensitive.	10	Size of BJT is bigger than FET	Size of FET is smaller than BJT.	4
Sr. No.	BJT	FET																														
1.	BJT is a Bipolar device	FET is a unipolar device																														
2.	Input impedance is low (In k $\Omega$ )	Input impedance is high (In M $\Omega$ )																														
3.	AC voltage gain of BJT amplifier is high (100-300)	AC voltage gain of FET amplifier is low (less than 50)																														
5	Transfer characteristics is linear.	Transfer character of FET is non linear.																														
6	Thermal runaway can damage the BJT.	Thermal runaway does not take place.																														
7.	Noise generated by BJT is high	Noise generated by FET is low																														
8.	BJT is current controlled device.	FET is a voltage controlled device.																														
9	BJT is more sensitive	FET is less sensitive.																														
10	Size of BJT is bigger than FET	Size of FET is smaller than BJT.																														
Ans : e	<p><b>Dynamic drain Resistance ( <math>r_d</math> ):</b>          It is defined as the ratio of change in drain to source voltage to the corresponding change in the drain current, at a constant value of gate to source voltage.  <math>r_d = [\Delta V_{DS} / \Delta I_D]_{\text{constant } V_{GS}}</math>  <b>Transconductance ( <math>g_m</math> ) or Mutual Conductance:</b>          The transconductance <math>g_m</math> is defined as the ratio of change in drain current to the corresponding change in gate to source voltage at a constant value of drain to source voltage.  <math>g_m = [\Delta I_D / \Delta V_{GS}]_{\text{constant } V_{DS}}</math>  <b>Amplification factor ( <math>\mu</math> ):</b>          Amplification factor <math>\mu</math> is defined as the ratio of change in the drain to source voltage, to change in the gate to source voltage, at a constant value of <math>I_D</math>.  <math display="block">\mu = [\Delta V_{DS} / \Delta V_{GS}]_{I_D \text{ constant}}</math>  <b>Relation between the parameters:</b>  <math display="block">\mu = [\Delta V_{DS} / \Delta I_D] * [\Delta I_D / \Delta V_{GS}]</math>  <math display="block">\mu = r_d \times g_m</math>          The amplification factor is equal to the product of drain resistance and transconductance.</p>	<p>1</p> <p>1</p> <p>1</p> <p>1</p>																														

<p>Ans : f</p>	<div data-bbox="491 129 1284 465"> <p>(a) Operation with no bias voltage    (b) Operation with a small negative gate source bias    (c) Operation with a large negative gate source bias</p> </div> <p>Operation of n channel JFET :</p> <p>i) Operation of n-channel JFET with <math>V_{GS} = 0</math></p> <ul style="list-style-type: none"> <li>➤ Due to the supply voltage <math>V_{DS}</math>, current starts flowing through the channel.</li> <li>➤ The n-type material has a finite resistance. Therefore the drain current flow, causes a voltage drop along the channel.</li> <li>➤ This voltage drop will reverse bias the gate to source p-n junction.</li> <li>➤ The depletion region of the reverse biased p-n junction penetrates more into the n-type bar because it is lightly doped as compared to the heavily doped p-type gate.</li> <li>➤ The penetration of the depletion region into n-type bar depends on the reverse bias voltage. Due to the depletion regions the width of the channel available for conduction is reduced.</li> </ul> <p>ii) Operation of a n-channel JFET for small negative <math>V_{GS}</math> :-</p> <ul style="list-style-type: none"> <li>➤ Due to the reverse voltage applied across the gate source junction, the penetration of the depletion region into n-type material increases further.</li> <li>➤ This will reduce the channel width further. Due to reduced channel width less number of electrons can pass through to drain from source. Therefore, drain current <math>I_D</math> reduces with increase in <math>-V_{GS}</math>.</li> </ul> <p>iii) Operation of n-channel JFET for large value of negative <math>V_{GS}</math> :</p> <ul style="list-style-type: none"> <li>➤ As the negative voltage <math>V_{GS}</math> is further increased, the depletion region spread more inside the n-type bar.</li> <li>➤ At a certain value of negative <math>V_{GS}</math>, the depletion regions touch each other.</li> <li>➤ The channel width is therefore zero and therefore the drain current <math>I_D = 0</math>.</li> </ul> <p>Thus with increase in the negative gate to source voltage, the channel becomes more and more narrow and drain current <math>I_D</math> reduces.</p>	<p>2</p> <p>2</p>
<p><b>Q5.</b></p>	<p><b>Attempt any FOUR</b></p>	<p><b>16</b></p>
<p>Ans : a</p>	<p><b>Classification of ICs on the basis of</b></p> <p>i) <b>Packaging</b></p> <ol style="list-style-type: none"> <li>1) Single-in-line package (SIP)</li> <li>2) Dual-in-line package (DIP)</li> <li>3) Flat package</li> <li>4) Top hat (TO) Package.</li> </ol> <p>ii) <b>Signals processed :</b></p> <ol style="list-style-type: none"> <li>1) Analog IC (Linear IC)</li> <li>2) Digital IC (Non-linear IC)</li> </ol>	<p>2</p> <p>2</p>

Ans : b

**Enhancement MOSFET**

2



The operation can be explained with two different operating conditions :

2

- i) **Operation with  $V_{GS} = 0$  Volt :**
  - If  $V_{GS} = 0V$  and a positive voltage is applied between its drain and source, then due to the absence of the n-type channel, a zero drain current will result.
- ii) **Operation when  $V_{GS}$  is positive :**
  - The positive potential at the gate terminal will repel the holes present in the P-type substrate.
  - This results in creation of a depletion region near the SiO<sub>2</sub> insulating layer. But the minority carriers i.e. the electrons in the P-type substrate will be attracted towards the gate terminal and gather near the surface of SiO<sub>2</sub>.
  - As we increase the positive  $V_{GS}$ , the number of electrons gathering near the SiO<sub>2</sub> layer will increase.
  - The electron concentration near SiO<sub>2</sub> layer increases to such an extent that it creates an induced n-channel which connects the n-type doped regions.
  - The drain current then starts flowing through this induced channel. The value of  $V_{GS}$  at which this conduction begins is called as the 'threshold voltage' and is indicated by  $V_T$  or  $V_{GS (TH)}$

Ans : c

The relation between  $\alpha$  and  $\beta$

4

1)  $\alpha = I_C/I_E$

(But  $I_E = I_B + I_C$ )

$\alpha = I_C/I_B + I_C$

Divide by  $I_B$  both Numerator & Denominator

$\alpha = (I_C/I_B)/(I_B/I_B + I_C/I_B)$

as  $\beta = I_C/I_B$

$\alpha = \beta/(1 + \beta)$

OR

$\beta = I_C/I_B$

(But  $I_E = I_B + I_C$ ) therefore  $I_B = I_E - I_C$

$\beta = I_C/I_E - I_C$

Divide by  $I_E$  to both Numerator & Denominator

$\beta = (I_C/I_E) / (I_E/I_E - I_C/I_E)$

as  $\alpha = I_C/I_E$





$\beta = \alpha/(1 - \alpha)$




Ans : d

**Compare Centre tapped rectifier and Bridge rectifier (any four)**

4

Sr. No	Parameter	Centre tapped rectifier	Bridge rectifier
1	Circuit diagram		
2	Wave forms		
3	DC or average load current $I_{Ldc}$	$2I_m / \pi$	$2I_m / \pi$
4.	Maximum average load voltage	$2V_m / \pi$	$2V_m / \pi$
5.	RMS load Current $I_{Lrms}$	$I_m / \sqrt{2}$	$I_m / \sqrt{2}$
	RMS load voltage $V_{Lrms}$	$V_m / \sqrt{2}$	$V_m / \sqrt{2}$
5.	DC load power $P_{dc}$	$4I_m^2 R_L / \pi^2$	$4I_m^2 R_L / \pi^2$
6.	Maximum rectification efficiency	81.2%	81.2%
7.	TUF	69.3%	81.2%
8.	Ripple factor	48%	48%
9.	Ripple frequency	100Hz	100Hz
10.	Number of diodes used	Two	Four
11.	Centre tap transformer	Very much required	Not required
12.	Transformer core Saturation	Not Possible	Not Possible
13.	PIV	$2V_m$	$V_m$
14.	Expression for the peak load current	$I_m = V_m / (R_s + R_f + R_L)$	$I_m = V_m / (R_s + 2R_f + R_L)$

Ans : e


**R-C coupled amplifier**

(contd. Pg. 15)

2






Q6.	Attempt any Four	16
Ans : a	<p><b>P-N Junction with no bias:</b></p> <div></div> <ul style="list-style-type: none"><li>➤ P-type semiconductor and N-type semiconductor are joined together with the help of a special fabrication technique to form a p-n junction.</li><li>➤ Terminals are brought out for the external connection with P and N-type semiconductors. The P-side is called as anode and the N-side is called as Cathode.</li><li>➤ The N-side consists of a large number of electrons and few thermally generated holes whereas the P-side consists of a large number of holes and a few thermally generated electrons.</li><li>➤ Thus the electrons are majority carriers and holes are minority carriers in the N-region whereas their roles are exactly opposite in the P-region.</li><li>➤ The P-N junction forms the basic semiconductor device called diode.</li></ul> <p><b>Barrier Potential :</b></p> <ul style="list-style-type: none"><li>➤ Due to the presence of immobile positive and negative ions on opposite sides of the junction, an electric field is created across the junction. This electric field is known as the barrier potential.</li></ul> <p><b>Depletion Region :</b></p> <ul style="list-style-type: none"><li>➤ The region on both sides of junction contains only immobile ions and no free charge carriers such as electrons or holes. In other words this region is depleted of the free charge carriers. Therefore, this region is called as the depletion region.</li></ul>	2  



Ans : f

**Depletion MOSFET****i) Operation with  $V_{GS} = 0V$  :**

- It shows that the gate, source and substrate terminals are connected together to the ground point. Thus  $V_{GS} = 0V$ . A positive voltage  $V_{DD}$  is applied between drain and source.
- Due to the positive voltage applied to the drain terminal, free electrons from the channel are attracted to the drain and the drain current starts flowing.

**ii) Operation with negative  $V_{GS}$  :**

- Due to negative voltage applied between gate and cathode terminals, the gate will tend to repel the free electrons towards the P-type substrate and attract the holes from the substrate.
- These electrons and holes will recombine inside the channel. This will reduce the number of free electrons available for conduction.
- Therefore the drain current will decrease with increase in negative value of  $V_{GS}$ . Thus as  $V_{GS}$  increase,  $I_D$  decreases for a constant value of  $V_{DS}$ .
- Depending on the magnitude of negative bias  $V_{GS}$ , a level of recombination between electrons and holes will occur.
- This will reduce the number of free electrons in the n-channel available for conduction.
- The higher the negative bias, the more the recombination and the less is the drain current.

**iii) Effect of positive gate to source voltage :**

- The drain current will increase as the positive voltage  $V_{GS}$  increases.
- Thus the level of free electrons has been enhanced due to the application of positive gate voltage. Therefore, the region of operation corresponding to the positive gate current is called as enhancement region of operation and the region between cut off and saturation is referred to as depletion region.

2

2