






MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC – 27001 – 2005 Certified)

WINTER – 12 EXAMINATION

Model Answer

Subject Code : 12069

Q.1	Attempt any <u>TEN</u> of the following	20 Marks
Ans a. (i)	$101101_2 = 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$ $= 32 + 0 + 8 + 4 + 1$ $= (45)_{10}$ Ans: $(101101_2) = (45)_{10}$	<div>½ Mark</div> <div>½ Mark</div>
(ii)	<div><div>$(29)_{10} =$</div><div><div><div>Quotient</div><div>Remainder</div></div><div><div>16</div><div>29</div></div><div>HEX No.</div></div><div><div><div><div><div>1</div><div>13</div><div>1</div></div><div><div>↑</div><div>↘</div></div></div><div><div>LSD</div><div>MSD</div></div><div><div>D</div><div>1</div></div></div></div><div>Ans: $(29)_{10} = (1D)_{16}$</div></div>	<div>½ Mark</div> <div>½ Mark</div>
Ans b. (i)	<div>9's complement of 4 = $9 - 4 = 5$</div> <div>10's complement of 4 = 9's complement of 4 + 1 $= (9 - 4) + 1 = 5 + 1 = 6$</div>	<div>½ Mark</div> <div>½ Mark</div>
(ii)	<div>9's complement of 7 = $9 - 7 = 2$</div> <div>10's complement of 7 = 9's complement of 7 + 1 $= (9 - 7) + 1 = 2 + 1 = 3$</div>	<div>½ Mark</div> <div>½ Mark</div>
Ans c.	Gray code is called as unit distance code because in gray code the bit patterns for two consecutive numbers differ in only one bit position i.e only one bit changes at a time.	2 Marks
Ans d.	Commutative law of Boolean Algebra: 1 st law: $A \cdot B = B \cdot A$ 2 nd law: $A + B = B + A$	<div>1 Mark</div> <div>1 Mark</div>

<p>Ans e.</p> <p>(i)</p>	 <p>The diagram shows a 4:1 Multiplexer symbol. It has four data inputs labeled D_0, D_1, D_2, and D_3, grouped by a bracket and labeled 'Four data inputs'. It has two select inputs labeled S_1 and S_0, grouped by a bracket and labeled 'Two select inputs'. The output is labeled Y.</p> <p>Fig : Symbol of 4:1 Multiplexer</p>	<p>1 Mark</p>
<p>(ii)</p>	 <p>The diagram shows a 16:1 Multiplexer symbol. It has 16 data inputs labeled D_0, D_1, D_2, D_3, ..., D_{15}, grouped by a bracket and labeled 'Data inputs'. It has a strobe or enable input labeled E. It has four select inputs labeled S_3, S_2, S_1, and S_0, grouped by a bracket and labeled 'Select inputs'. The output is labeled Y (Output).</p> <p>Fig: Symbol of 16:1 Multiplexer</p>	<p>1 Mark</p>
<p>Ans f.</p>	 <p>The diagram shows the pin out of an IC 74138. The pins are numbered 1 through 16. The inputs on the left are A_0 (pin 1), A_1 (pin 2), A_2 (pin 3), \bar{E}_1 (pin 4), \bar{E}_2 (pin 5), \bar{E}_3 (pin 6), \bar{O}_7 (pin 7), and GND (pin 8). The outputs on the right are V_{CC} (pin 16), \bar{O}_0 (pin 15), \bar{O}_1 (pin 14), \bar{O}_2 (pin 13), \bar{O}_3 (pin 12), \bar{O}_4 (pin 11), \bar{O}_5 (pin 10), and \bar{O}_6 (pin 9). The IC number 74138 is printed in the center.</p> <p>Fig: Pin out diagram of IC 74138</p>	<p>2 Marks</p>
<p>Ans g.</p>	<p>Toggle flip flop used in counters reason:</p> <ul style="list-style-type: none"> Counters are used to count input clock pulses.i.e. upon application of clock pulse output count should change. This is possible with toggle flip flop as , in toggle Flip flop upon application of clock pulse for input $T=1$, output toggles(i.e. if previous value is 0, after application of Clock pulse it becomes 1 and vice versa). <p>And for input $T=0$, output is No change (i.e.remains in previous stage).</p>	<p>2 Marks</p>

[illegible]

Ans k.	<p>Advantages of TTL logic gate having open collector output :</p> <ol style="list-style-type: none"> 1) Wired ANDing becomes possible:-Open-collector outputs can be tied directly together which results in the logical ANDing of the outputs. Thus the equivalent of an AND gate can be formed by simply connecting the outputs. 2) Increased current levels - Standard TTL gates with totem-pole outputs can only provide a HIGH current output of 0.4 mA and a LOW current of 1.6 mA. Many open-collector gates have increased current ratings 3) Different voltage levels - A wide variety of output HIGH voltages can be achieved using open-collector gates. This is useful in interfacing different logic families that have different voltage and current level requirements. 	2 Marks for Any 2 points
Ans l.	<p>Law of Boolean Algebra:</p> <ol style="list-style-type: none"> 1) Commutative law. 2) Associative law. 3) Distributive law. 4) AND law. 5) OR law. 6) INVERSION law. 	2 Marks for Any 4 laws.
Q.2	Attempt any <u>FOUR</u> of the following	16 Marks
Ans a. (i)	$ \begin{array}{r} \\ \\ \\ \hline 1 \\ \text{Carry} \end{array} $ <div style="border: 1px solid black; padding: 5px; margin-top: 10px; width: fit-content; margin-left: auto; margin-right: auto;"> Ans:- 1011 + 1101 = 11000 </div>	<div>1 Mark</div> <div>1 Mark</div>

<p>Ans a.(ii)</p>	<p>1101 -101 using 1's complement method Solution : 1's complement of a binary number is obtained by replacing "1" by "0" & "0" by "1". Therefore, 1's complement of 0101 = 1 010 $1101 - 101 = 1101 + (-0101)$</p> <p style="text-align: center;"> \swarrow 1's complement of 0101 </p> <p>i.e.</p> $ \begin{array}{r} 1101 \\ + 1010 \\ \hline 1 \ 0111 \end{array} $ <p style="text-align: center;"> \swarrow Since carry is generated add final carry to answer </p> <p>i.e. $0111 + 1 = 1000$</p> <p>Ans: 1101-101=1000</p>	<p>1 Mark</p>
	<p>1101 -101 using 2's complement method Solution : 2's complement of a binary number is obtained by adding "1" to 1's complement of that number. Therefore, 2's complement of 0101 = (1's complement of 0101)+1=1 010+1=1011 $1101 - 101 = 1101 + (-0101)$</p> <p style="text-align: center;"> \swarrow 2's complement of 0101 </p> <p>i.e.</p> $ \begin{array}{r} 1101 \\ + 1011 \\ + 1 \ 1 \ 1 \\ \hline 1 \ 1000 \end{array} $ <p style="text-align: center;"> \swarrow Since carry is generated discard it </p> <p>Ans: 1101-101=1000</p>	<p>1 Mark</p>
<p>Ans b.</p>	<p>De- Morgan's Theorems: Theorem 1 : $\overline{AB} = \overline{A} + \overline{B}$: (NAND = Bubbled OR)</p> <ul style="list-style-type: none"> This theorem states that the, complement of a product is equal to addition of the complements. <div data-bbox="488 1859 1323 2024" data-label="Diagram"> <p style="text-align: center;">NAND = Bubbled OR</p> </div> <p>Fig:(a) Illustration of De- Morgan's first Theorem</p>	<p>1 Mark</p>

Verification of the first theorem:

This theorem can be verified by writing a truth table as shown in Fig (b).

1 Mark

A	B	\overline{AB}	\overline{A}	\overline{B}	$\overline{A} + \overline{B}$
0	0	1	1	1	1
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	0

$\xrightarrow{\text{LHS}} \quad \overline{AB} = \overline{A} + \overline{B} \quad \xleftarrow{\text{RHS}}$

Fig (b) Verification of theorem $\overline{AB} = \overline{A} + \overline{B}$

Theorem 2: $A + B = \overline{A \cdot B}$: NOR = Bubble AND**1 Mark**

- This theorem states that the complement of a sum is equal to product of complements. This theorem is illustrated in Fig ©




Fig (c) Illustration of De- Morgan's Second Theorem

Verification of the second theorem :**1 Mark**

A	B	$\overline{A + B}$	\overline{A}	\overline{B}	$\overline{A} \cdot \overline{B}$
0	0	1	1	1	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	0

$\xrightarrow{\text{LHS}} \quad \overline{A + B} = \overline{A} \cdot \overline{B} \quad \xleftarrow{\text{RHS}}$

Fig (d) Truth table to verify De- Morgan's second theorem

Ans c.

Inputs			Outputs	
A	B	C_{in}	S	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

1 Mark

Fig: Truth Table of full adder




Fig: K- Map to realize full adder.

$$\begin{aligned}
 S &= \bar{A} \bar{B} C_{in} + \bar{A} B \bar{C}_{in} + A \bar{B} \bar{C}_{in} + A B C_{in} \\
 S &= C_{in} (\bar{A} \bar{B} + \bar{A} B + A \bar{B} + A B) + \bar{C}_{in} (\bar{A} \bar{B} + \bar{A} B + A \bar{B} + A B) \\
 &\quad \text{EX-NOR} \quad \quad \quad \text{EX-OR} \\
 \therefore S &= C_{in} (\bar{A} \bar{B} + \bar{A} B + A \bar{B} + A B) + \bar{C}_{in} (\bar{A} \bar{B} + \bar{A} B + A \bar{B} + A B) \\
 \text{Let } X &= \bar{A} B + A \bar{B} \\
 \therefore S &= C_{in} X + \bar{C}_{in} X = C_{in} \oplus X \\
 \therefore S &= C_{in} \oplus (\bar{A} B + A \bar{B}) \\
 \text{But } \bar{A} B + A \bar{B} &= A \oplus B \\
 \therefore S &= C_{in} \oplus A \oplus B
 \end{aligned}$$

$$C_o = AB + AC_{in} + BC_{in}$$




Fig: Full adder

Ans d.




Fig: Clocked J- K Flip Flop with Preset and Clear

Preset & Clear:

- In the flip flops when the power switch is turned on, the state of output Q and \overline{Q} is uncertain.
- The outputs can be $Q = 0, \overline{Q} = 1$ to the other way round.
- But this uncertainty cannot be tolerated in certain applications. In some applications it is necessary to initially set or reset the flip flops.
- This can be practically achieved by adding two or more inputs to a flip flop, called preset (PR) and clear (CLR) inputs.

Function of Preset:

Preset is used to set the flip flop i.e. to make output $Q = 1$.


1 Mark

Function of Clear:

Clear is used to reset the flip flop i.e. to make output $Q = 0$.

1 Mark

Ans e. Symbol of Ex- OR gate: -



1 Mark

Fig: Symbol of 2 input Ex- OR gate

Input		Output
A	B	$Y = A \text{ Ex- OR } B$
0	0	0
0	1	1
1	0	1
1	1	0

1 Mark

Table : Truth table of 2 input Ex- OR gate

Truth table for logic diagram:

Input			Output
A	B	C	$Y = A + B + C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

2 Marks

Ans f.






Fig: Multiplexer tree for 16:1 multiplexer using 4:1

4 Marks

Q.3	Attempt any FOUR of the following:	16 Marks																																																						
Ans a. (i)	4:1 MUX is the combinational circuit since its output depends only on the present inputs.	2 Marks																																																						
(ii)	Decade counter is sequential logic circuit because it uses flip-flops , whose outputs depend on present inputs as well as past inputs/outputs (feedback).	2 Marks																																																						
Ans b.	<div><p>Fig: 3 bit synchronous counter.</p><p>Truth Table and Waveforms are as shown</p><table border="1" data-bbox="758 972 1107 1429"><thead><tr><th>Clock</th><th>Q_C</th><th>Q_B</th><th>Q_A</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1st (↓)</td><td>0</td><td>0</td><td>1</td></tr><tr><td>2nd (↓)</td><td>0</td><td>1</td><td>0</td></tr><tr><td>3rd (↓)</td><td>0</td><td>1</td><td>1</td></tr><tr><td>4th (↓)</td><td>1</td><td>0</td><td>0</td></tr><tr><td>5th (↓)</td><td>1</td><td>0</td><td>1</td></tr><tr><td>6th (↓)</td><td>1</td><td>1</td><td>0</td></tr><tr><td>7th (↓)</td><td>1</td><td>1</td><td>1</td></tr></tbody></table><div data-bbox="489 1438 1378 1897"><p>Count $Q_C Q_B Q_A$</p><table border="1" data-bbox="676 1816 1378 1897"><tr><td>000</td><td>001</td><td>010</td><td>011</td><td>100</td><td>101</td><td>110</td><td>111</td><td>000</td></tr><tr><td>0</td><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td><td>0</td></tr></table></div></div>	Clock	Q_C	Q_B	Q_A	0	0	0	0	1 st (↓)	0	0	1	2 nd (↓)	0	1	0	3 rd (↓)	0	1	1	4 th (↓)	1	0	0	5 th (↓)	1	0	1	6 th (↓)	1	1	0	7 th (↓)	1	1	1	000	001	010	011	100	101	110	111	000	0	1	2	3	4	5	6	7	0	<p>2 Marks</p> <p>1 Mark</p> <p>1 Mark</p>
Clock	Q_C	Q_B	Q_A																																																					
0	0	0	0																																																					
1 st (↓)	0	0	1																																																					
2 nd (↓)	0	1	0																																																					
3 rd (↓)	0	1	1																																																					
4 th (↓)	1	0	0																																																					
5 th (↓)	1	0	1																																																					
6 th (↓)	1	1	0																																																					
7 th (↓)	1	1	1																																																					
000	001	010	011	100	101	110	111	000																																																
0	1	2	3	4	5	6	7	0																																																

Ans c.	PARAMETER	TTL	ECL	CMOS	2 Marks
	Propagation delay	35ns	2ns	102ns	
	Fan-out	10	25	>50	
					2 Marks

Ans d.





Fig: Realization of 1:16 demux using 1:4 demux


4 Marks

Ans e.



2 Marks


Fig: Pin out diagram of IC 74154



2 Marks

Fig: IC 74154 can be used as decoder (4:16 decoder)

Ans f. Race around condition occurs in J K Flipflop only when $J=K=1$ and clock/enable is high (logic 1) as shown below-





2 Marks

Explanation:-In JK Flip-flop when $J=K=1$ and when clock goes high, output should toggle (change to opposite state), but due to multiple feedback output changes/toggles many times till the clock/enable is high. Thus toggling takes place more than once, called as racing or race around condition. Thus to avoid RAC following methods can be used-


1. Design the clock with time less than toggling time (this method is not economical)
2. Use edge triggering.
3. Use Master Slave J K Flip-flop.

2 Marks

Q4.	Attempt any Four of the following	16Marks																																				
Ans a.	<div>3 bit SISO shift register is as shown below:-<div><p>3 bit SISO shift register</p><p>Data = 10110 $\xrightarrow{\text{MSB}}$ $\xrightarrow{\text{LSB}}$</p><p>Truth table.</p><table><tr><th>Clock</th><th>Q₀</th><th>Q₁</th><th>Q₂</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>2</td><td>1</td><td>0</td><td>0</td></tr><tr><td>3</td><td>1</td><td>1</td><td>0</td></tr><tr><td>4</td><td>0</td><td>1</td><td>1</td></tr><tr><td>5</td><td>1</td><td>0</td><td>1</td></tr><tr><td>6</td><td>0</td><td>1</td><td>0</td></tr><tr><td>7</td><td>0</td><td>0</td><td>1</td></tr></table><p>Serial o/p -</p><p>MSB</p><p>LSB</p><p>waveforms</p><p>Serial o/p data</p></div></div>	Clock	Q ₀	Q ₁	Q ₂	0	0	0	0	1	0	0	0	2	1	0	0	3	1	1	0	4	0	1	1	5	1	0	1	6	0	1	0	7	0	0	1	<div>2 Marks</div> <div>2 Marks</div>
Clock	Q ₀	Q ₁	Q ₂																																			
0	0	0	0																																			
1	0	0	0																																			
2	1	0	0																																			
3	1	1	0																																			
4	0	1	1																																			
5	1	0	1																																			
6	0	1	0																																			
7	0	0	1																																			

Ans b. Procedure for design is as shown-

To design a divide by 20 (MOD - 20) counter we have to use two IC 7490 counter ICs.
Both the ICs should reset as soon as the count is equal to 20 decimal.



Reset Logic





Fig : Logic diagram of MOD-20 counter using IC 7490.

Ans c. CMOS NAND gate

CMOS NAND Gate



Truth Table

A	B	$y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

2 Marks

Operation:-

Case 1:- $A=B=0$

Under this condition, T1 and T2 are in on state while T3 and T4 are in cut off state, so output is at logic 1 level.

2 Marks

Case 2 and Case 3:- $A=0, B=1$ OR $A=1, B=0$

Under this condition either of T1 or T2 will be in on state, while both T3 and T4 will remain in off state, so output will be at logic 1 level.

Case 4:- $A=B=1$

Under this condition, T1 and T2 are in off state while T3 and T4 are in on off state, so output is at logic 0 level.


Ans f.

Truth table for BCD to 7 segment code converter is as shown below where only segment

'a' is to be solved for equation using K map as shown below-

Decimal	Inputs				Outputs						
	B_3	B_2	B_1	B_0	\bar{a}	\bar{b}	\bar{c}	\bar{d}	\bar{e}	\bar{f}	\bar{g}
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	0	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	0	1	0	0


2 Marks



2 Marks

Q5.	Attempt any FOUR of the following:	16 Marks
Ans. a	<p>Excess-3 code is derived from the BCD code by adding $(0011)_2$ or $(3)_{10}$ to each code word.</p> <p>e.g. (i) Excess-3 code of $(0000)_{\text{BCD}} = (0000 + 0011)$ $= (0011)_{\text{XS-3}}$ ½ Mark</p> <p>(ii) Excess-3 code of $(0001)_{\text{BCD}} = (0001 + 0011)$ $= (0100)_{\text{XS-3}}$ ½ Mark</p> <p>(iii) Excess-3 code of $(0010)_{\text{BCD}} = (0010 + 0011)$ $= (0101)_{\text{XS-3}}$ ½ Mark</p> <p>(iv) Excess-3 code of $(0011)_{\text{BCD}} = (0011 + 0011)$ $= (0110)_{\text{XS-3}}$ ½ Mark</p> <p>Gray code is derived from the BCD code by Ex-ORing bit with next Steps:</p> <p>(i) Write MSB as it is.</p> <p>(ii) Then EX-ORing each Gray bit with next bit till we reach to LSB.</p> <p>(i) Gray code of $(0000)_{\text{BCD}} = (0000)_{\text{carry}}$ ½ Mark</p> $ \begin{array}{cccc} 0 & \oplus & 0 & \oplus & 0 & \oplus & 0 \\ \downarrow & & \downarrow & & \downarrow & & \downarrow \\ 0 & & 0 & & 0 & & 0 \end{array} $ <p>(ii) Gray code of $(0001)_{\text{BCD}} = (0001)_{\text{Gray}}$ ½ Mark</p> $ \begin{array}{cccc} 0 & \oplus & 0 & \oplus & 0 & \oplus & 1 \\ \downarrow & & \downarrow & & \downarrow & & \downarrow \\ 0 & & 0 & & 0 & & 1 \end{array} $ <p>(iii) Gray code of $(0010)_{\text{BCD}} = (0011)_{\text{Gray}}$ ½ Mark</p> $ \begin{array}{cccc} 0 & \oplus & 0 & \oplus & 1 & \oplus & 0 \\ \downarrow & & \downarrow & & \downarrow & & \downarrow \\ 0 & & 0 & & 1 & & 1 \end{array} $ <p>(iv) Gray code of $(0011)_{\text{BCD}} = (0010)_{\text{Gray}}$ ½ Mark</p> $ \begin{array}{cccc} 0 & \oplus & 0 & \oplus & 1 & \oplus & 1 \\ \downarrow & & \downarrow & & \downarrow & & \downarrow \\ 0 & & 0 & & 1 & & 0 \end{array} $	

<p>Ans. b</p>	<div data-bbox="347 237 1343 539" data-label="Diagram"> </div> <p>Fig: Logic diagram of 3 bit up-down counter.</p> <p>Operating Principle:</p> <ol style="list-style-type: none"> With $M=0$ (Up counting mode): <ul style="list-style-type: none"> If $M=0$ & $M=1$, then the AND gates 1 and 3 in fig. p. 10.5.1 (a) will be enabled whereas the AND gates 2 and 4 will be disabled. Hence Q_A gets connected to the clock input of FF-B and Q_B gets connected to the clock input of FF-C. These connections are same as those for the normal up counter. Thus, with $M=0$ the circuit works as an up counter. With $M=1$ (Down counting mode):- <ul style="list-style-type: none"> If $M=1$, then AND gates 2 & 4 in fig. p. 10.5.1 (a) will be enabled whereas the AND gates 1 & 3 are disabled. Hence, Q_A gets connected to the clock input of FF-B and Q_B gets connected to the clock input of FF-C. As discussed earlier, these connections will produce a down counter. Thus, with $M=1$ the circuit works as down counter. 	<p>2 Marks</p> <p>2 Marks</p>
<p>Ans. c</p>	<p>Realization of function $f = \Sigma (0,2,5,7,11,15)$ using IC 74150:</p> <ul style="list-style-type: none"> Given function is in sum of product (SOP) form i.e. output for given minterm is 1 e.g. when 0th line is selected o/p is logic 1. Maximum given minterm is 15, Hence, 16:1 multiplexer i.e. (IC 74150) should be used. IC 74150 has complemented output (Y), means the output will be equal to the complement of the selected data input. Therefore, connect given minterms to logic 0 i.e. GND (ground). As shown in fig. So at output it will produce Logic 1 for selected data input. 	<p>1 Mark for Logic</p>



3 Marks
for
Logic
Diagram

Note:

Marks are to be given for any correct alternate logic

e.g. at I/P instead of logic 0, connect **logic 1**. Hence output $\bar{Y} = 0$ so connect **NOT gate** at O/P to get logic HIGH output.


Ans d.

Half subtractor is a combinational logic ckt.it produces difference between two binary bits and produces difference and borrow at the output.

Inputs		Outputs	
A	B	Difference D (A - B)	Borrow B ₀
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

1 Mark

Truth table of Half subtractor




K-map for difference

K - map for borrow

2 Marks

$$\text{Difference } D = \bar{A} \cdot B + A \cdot \bar{B} \\ = A \text{ Ex-OR } B$$

$$\text{Borrow} = \bar{A} \cdot B$$



Half Subtractor Circuit

1 Mark

Ans . (17+58)

e
(i)

$$\begin{array}{r} (17)= \\ + (58)= \\ \hline (75) \end{array} \quad \begin{array}{r} 0001 \quad 0111 \quad \text{-----} \quad \text{BCD} \\ + 0101 \quad 1000 \quad \text{-----} \quad \text{BCD} \\ 1 \\ \hline 0110 \quad 1111 \quad \text{-----} \quad \text{Invalid BCD} \\ + \\ \quad 0110 \quad \text{hence add } (6)_{10}=0110_2 \\ \quad 1 \quad 1 \quad 1 \\ \hline 0111 \quad 0101 \\ \hline 7 \quad 5 \end{array}$$

$$\text{Ans: } (17) + (58) = (75)$$

1 Mark

1 Mark

(ii)	<p>2-9</p> <p>Solution: BCD subtraction is performed using one of the following methods.</p> <p>(a) Nine's complement method</p> <p>(b) Ten's complement method</p> <p>a) BCD subtraction using 9's complement method.</p> <p>Step 1:- obtain 9's complement of (9)10: 9's complement of (9)10 is $(9-9) = 0$.</p> <p>Step 2:- Add 2 and nine's complement of (9):</p> $\begin{array}{r} 2 \\ +0\text{-----nine's complement of 9} \\ \hline 02 \end{array}$ <p>Final carry is 0. Hence, result is negative hence take 9's complement of the result.</p> <p>Step 3:-</p> <p>Take 9's complement of the result</p> $\begin{array}{r} 9\text{---}1001 \\ -2\text{---}0010 \\ \hline 11 \end{array}$ <p>-----result obtained in step 2</p> $\begin{array}{r} 7 \quad 0111\text{-----final answer} \end{array}$ <p>$(2) - (9) = (-7)$</p> <p>OR</p> <p>b) BCD subtraction using 10's complement method.</p> <p>Step 1:- obtain 10's complement of (9): 9's complement of (9)+1 = $(9-9) = 0+1=1$.</p> <p>Step 2:- Add 2 and tens's complement of (9):</p> $\begin{array}{r} 2 \\ +1\text{-----tens's complement of 9} \\ \hline 03 \end{array}$ <p>Final carry is 0. Hence, result is negative hence take 10's complement of the result.</p> <p>Step 3:-</p> <p>Take 10's complement of the result = 9's complement of result+1</p> $(9-3)+1 = 6+1=7$ <p>$(2) - (9) = (-7)$</p>	<p>1 Mark</p> <p>1 Mark</p> <p>OR</p> <p>1 Mark</p> <p>1 Mark</p>
------	---	--

Ans. f




Fig: Parallel in series out shift register

2Marks

Working Principle:**Load mode:**

- When the shift/Load =0; AND gates 2,4,& 6 become active.
- They will pass B_1, B_2, B_3 bits to the corresponding flip flop.
- On the low going edge of clock, the binary bits B_0, B_1, B_2, B_3 will get loaded into the corresponding flip flop.
- Thus Parallel loading takes place.

1Mark

Shift mode:

- When the shift/Load =1; AND gates 2,4,& 6 become inactive. Hence Parallel loading of data becomes impossible.
- AND gates 1,3 & 5 become active.
- Therefore the shifting of data takes place from left to right bit by bit on application of clock pulse.

1 Mark



Q6.	Attempt any FOUR of the following:	16 Marks																		
Ans. (a)	<ul style="list-style-type: none">Symbol of the 2 input NOR gate. <div></div> <ul style="list-style-type: none">Truth table <table><thead><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>$Q = \overline{A+B}$</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table> <ul style="list-style-type: none">Logical Output Equation: <div>$Q = \overline{A+B}$</div>	Input		Output	A	B	$Q = \overline{A+B}$	0	0	1	0	1	0	1	0	0	1	1	0	1½ Mark
Input		Output																		
A	B	$Q = \overline{A+B}$																		
0	0	1																		
0	1	0																		
1	0	0																		
1	1	0																		

Fig: 3-bit SISO shift register using IC 7474

Clock	$D_{in} = Q_0$	$Q_0 = D_1$	$Q_1 = D_2$	Q_2 (Serial Data output)
Initially		0	0	0
1 st ↑	1	1	0	0
2 nd ↑	1	1	1	0
3 rd ↑	1	1	1	1

Truth table of SISO shift register using IC 7474



Waveform for SISO shift register using IC 7474

1 Mark

1 1/2
MarksAns
(d)

Truth table.

I/P	Select lines		Output of demux (Inverted)				Final output Y
	A	B	Y3	Y2	Y1	Y0	
1	0	0	1	1	1	0	1
1	0	1	1	1	0	1	1
1	1	0	1	0	1	1	1
1	1	1	0	1	1	1	1

2 Marks

NAND logic: If one of the input to NAND gate is logic '0' then output is '1'

The given diagram is 1:4 De multiplexer with the input Logic 1 and outputs are inverted. And outputs are connected as inputs to Four input NAND gate.

Therefore as shown in truth table

For logic High input, Select lines $A = B = 0$; $\overline{Y0}$ is selected and we will get Logic 0 on it as the output is inverted.

Hence the output status is $\overline{Y3} \overline{Y2} \overline{Y1} \overline{Y0} = 1 1 1 0$.

Which is applied to NAND gate, Hence the output will be at Logic High.

Similarly for the Select lines $AB = 0 1, 1 0, 1 1$ one of the outputs ($\overline{Y1} \overline{Y2} \overline{Y3}$) is remaining 0. Hence according to logic of NAND gates we are getting output Y always 1.

2 Marks

Ans.
(e)





Fig: logic diagram of master Slave J K flip Flop

2 Marks

Operation :

In the positive half cycle of the clock , the master is active and in the negative half cycle the slave is active as shown in figure below



2 Marks

Refer the truth table below:

Case I : Clock = x, J=K=0

1. For **clock = 1** the master is active and slave is inactive.

As J=K=0 , the outputs of master Q and \bar{Q} will not change. Hence the S and R inputs to the slave will remain unchanged.

2. As soon as **clock = 0** , slave becomes active and master is inactive but since S and R have not changed the slave outputs will also remain unchanged,

Hence the out put **will not change** if J = k = 0

Case	Inputs			Outputs		Remark
	CLK	J	K	Q_{n+1}	\bar{Q}_{n+1}	
I	X	0	0	Q_n	\bar{Q}_n	No change
II	(1)	0	0	Q_n	\bar{Q}_n	No change
III	(1)	0	1	0	1	Reset
IV	(1)	1	0	1	0	Set
V	(1)	1	1	\bar{Q}_n	Q_n	Toggle



Truth table of master slave JK flip flop

Case II: Clock=1 , J=K=0---- same as case .I

Case III: Clock= (1)
J=0 and K= 1.

Clock =1: Master active , slave inactive.

Hence outputs of the master become $Q = 0$, $\bar{Q} = 1$

	<p>That means $S = 0$ and $R=1$ ----Reset state</p> <p>Clock =0: Slave Active, master Inactive Hence outputs if the slave becomes $Q=0, \bar{Q} = 1$. Again if clock = 1: Master active; slave inactive. i.e. with changed outputs $Q= 0, \bar{Q} = 1$ fed back to master, its outputs will $Q= 0, \bar{Q} = 1$. That means $S=0$ and $R=1$. Hence with clock=0 and slave become active. The outputs of slave will remain $Q= 0, \bar{Q} = 1$ ----Reset state</p> <p>Case IV: with positive half cycle of clk and $J=1, K=0$ Master become active. i.e. $Q= 1, \bar{Q} = 0$.----- Set state</p> <p>For Negative half cycle of clock Slave become active. And copies the status of master i.e. $Q= 1, \bar{Q} = 0$----- Set state</p> <p>Case V: Clock =  $J= K= 1$ Clock =1: Master active slave inactive. Therefore outputs of Master will toggle. So S & R also will be inverted</p> <p>Clock=0: Master Inactive , Slave Active. Therefore outputs of Slave will toggle. These changed outputs are returned back to the master inputs. But since clock=0, the master is still inactive. So it does not respond to these changed outputs. This avoids the multiple toggling which leads to the race around condition. Thus Master –slave flip flop will avoid race around condition.</p>	
Ans. f	 <p>Fig: Operating principle of TTL NAND gate</p>	2 Marks

Input		Output
A	B	$\overline{Y = A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

Operating Principle:

2 Marks

1. A and B both LOW (A = B = 0):

- If A and B both are connected to ground, then both the B- E junctions of transistors Q_1 are forward biased.
- Hence diodes D_1 and D_2 will conduct to force the voltage at point C to 0.7 V.
- This voltage is insufficient to forward bias base emitter junction of Q_2 . Hence **Q_2 will remain OFF.**
- Therefore its collector voltage V_x rises to V_{cc} .
- As transistor Q_3 is operating in the emitter follower mode, output Y will be pulled up to high voltage.
Therefore, Y = 1 (HIGH) For A = B = 0 (LOW)

2. Either A or B LOW (A = 0, B = 1 or A = 1, B = 0):

- If any one input (A or B) is connected to ground with the other terminal left open or connected to $+V_{cc}$, then the corresponding diode (D_1 & D_2) will conduct.
- This will pull down the voltage at "C" to 0.7 V.
- This voltage is insufficient to turn ON **Q_2 . So it remains OFF.**
- So collector voltage V_x of Q_2 will be equal to V_{cc} . This voltage acts as base voltage for Q_3 .
- As Q_3 acts as an emitter follower, output Y will be pulled to V_{cc} .
**Y = 1 ---- if A = 0 and B = 1
-----if A = 1 and B = 0**

3. A and B both HIGH (A = B = 1):-

- If A and B both are connected to $+V_{cc}$, then both the diodes D_1 & D_2 will be reverse biased and do not conduct.
- Therefore diode D_3 is forward biased and base current is supplied to transistor Q_2 via R_1 and D_3 .
- As Q_2 conducts, the voltage at X will drop down and **Q_3 will be OFF,** whereas voltage at Z (across R_3) will increase **to turn ON Q_4 .**
- As Q_4 goes into saturation, the output voltage Y will be pulled down to a low voltage, **Y = 0.**