

Design and Implementation of a High-Speed Telescopic Operational Amplifier

Analog Design Report
CMOS Analog Circuit Design
November 27, 2025

Abstract—This paper presents the design and characterization of a telescopic operational amplifier implemented in CMOS technology. The design targets a gain of 40 dB, bandwidth of 1 GHz, and integrated noise below $100 \mu\text{V}/\sqrt{\text{Hz}}$. The implemented design achieves 41 dB gain, 1.01 GHz bandwidth, and $98 \mu\text{V}/\sqrt{\text{Hz}}$ noise performance. The amplifier operates from a 1.8 V supply with excellent slew rate characteristics of 3.12 V/ns and demonstrates robust common-mode rejection performance.

Index Terms—Telescopic op-amp, CMOS analog design, high-speed amplifier, low noise

I. INTRODUCTION

Operational amplifiers are fundamental building blocks in analog and mixed-signal integrated circuits. The telescopic topology offers advantages in terms of power efficiency, bandwidth, and noise performance compared to conventional two-stage designs. This work presents a telescopic op-amp optimized for high-speed applications requiring moderate gain and low noise.

The design specifications are:

- DC Gain: $\geq 40 \text{ dB}$
- Unity-gain Bandwidth: $\geq 1 \text{ GHz}$
- Integrated Noise: $< 100 \mu\text{V}/\sqrt{\text{Hz}}$
- Supply Voltage: 1.8 V
- Load Capacitance: 1 pF

II. CIRCUIT ARCHITECTURE

A. Telescopic Topology

The telescopic op-amp architecture, shown in Fig. 1, employs a single-stage cascode configuration. This topology provides high output impedance and excellent frequency response while maintaining low power consumption. The circuit consists of:

- Differential input pair (NMOS transistors)
- NMOS cascode devices for enhanced output resistance
- PMOS cascode active load
- Tail current source for biasing
- Common-mode feedback circuitry

The telescopic architecture offers several advantages: high DC gain through cascode stacking, excellent power efficiency with a single current path from supply to ground, and superior high-frequency performance due to the absence of internal nodes with large capacitances.




Fig. 1. Telescopic operational amplifier schematic.

B. Biasing Circuit

The biasing network, illustrated in Fig. 2, provides stable bias voltages for all transistors in the amplifier. The biasing scheme employs current mirrors and voltage references to ensure proper operating points across process, voltage, and temperature (PVT) variations. The bias generator supplies VBIAS1, VBIAS2, VBIAS3, and VBIAS4 signals to the main amplifier, controlling the gate voltages of the cascode devices and current sources.




Fig. 2. Biasing circuit for the telescopic operational amplifier.




Fig. 3. Operational amplifier circuit symbol.

C. Circuit Symbol

The op-amp symbol representation is shown in Fig. 3. The amplifier features differential inputs (V_{IN+} , V_{IN-}), differential outputs (V_{OUT+} , V_{OUT-}), and power supply connections (VDD , GND). Bias voltage inputs are also provided for proper circuit operation.

D. Design Methodology

The design process began with establishing the tail current based on the slew rate requirement. For a given slew rate (SR) and load capacitance (C_L), the tail current is:

$$I_{tail} = SR \times C_L = 3.12 \text{ V/ns} \times 1 \text{ pF} = 3.12 \text{ mA} \quad (1)$$

The DC gain of the telescopic amplifier is given by:

$$A_v = g_{m1}(r_{o2} \parallel r_{o4} \parallel r_{o6} \parallel r_{o8}) \quad (2)$$

TABLE I
TRANSISTOR DIMENSIONS

Transistor	$W (\mu\text{m})$	$L (\mu\text{m})$
Input NMOS (M1, M2)		
Cascade NMOS (M3, M4)		
PMOS Cascode (M5, M6)		
PMOS Load (M7, M8)		
Tail Current (M9)		




Fig. 4. Frequency response: (a) Gain vs. frequency, (b) Phase vs. frequency.

where g_{m1} is the transconductance of the input pair and r_o represents the output resistances of the cascode devices.

The unity-gain bandwidth is determined by:

$$\text{GBW} = \frac{g_{m1}}{2\pi C_L} \quad (3)$$

The transistor dimensions were optimized to achieve the target specifications while maintaining adequate headroom and ensuring all devices operate in saturation. Table I summarizes the final transistor dimensions. The input pair size was chosen to minimize noise while the cascode devices were sized to maximize output resistance.

III. SIMULATION RESULTS

A. Frequency Response

The frequency response of the amplifier was characterized through AC analysis. Fig. 4 shows the gain and phase response. The amplifier achieves a DC gain of 41 dB and a unity-gain bandwidth of 1.01 GHz, exceeding the target specifications. The phase margin ensures stable operation under unity-gain feedback conditions.

B. Noise Performance

The integrated noise performance is critical for precision analog applications. Fig. 5 presents the noise spec-




Fig. 5. Noise spectral density vs. frequency.

tral density across frequency. The measured integrated noise is $98 \mu\text{V}/\sqrt{\text{Hz}}$, meeting the specification of less than $100 \mu\text{V}/\sqrt{\text{Hz}}$. The noise is dominated by thermal noise from the input differential pair at high frequencies and flicker noise at low frequencies.

C. Transient Response and Slew Rate

The transient response characterizes the large-signal behavior of the amplifier. Fig. 6 shows the input and output waveforms demonstrating the slew rate performance. The measured slew rate is 3.12 V/ns with no observable ringing or overshoot, indicating excellent settling behavior. The clean output response confirms proper compensation and stability.

D. Common-Mode Performance

Common-mode rejection ratio (CMRR) is an important metric for differential amplifiers. The measured CMRR is 37 dB , providing adequate rejection of common-mode signals. The CMRR is defined as:

$$\text{CMRR} = 20 \log_{10} \left(\frac{A_{\text{diff}}}{A_{\text{cm}}} \right) \quad (4)$$

where A_{diff} is the differential gain and A_{cm} is the common-mode gain.

The output common-mode range (OCMR) is 131 mV , and the input common-mode range (ICMR) is 11 mV . While the ICMR is limited due to the telescopic topology's stacking of devices, it is suitable for the intended application with proper input level shifting or preceding gain stages. The limited ICMR is a known trade-off of the telescopic architecture in exchange for its superior bandwidth and power efficiency.

E. Power Consumption

The total power consumption of the amplifier is determined by the supply voltage and tail current:

$$P_{\text{total}} = V_{DD} \times I_{\text{tail}} = 1.8 \text{ V} \times 3.12 \text{ mA} = 5.62 \text{ mW} \quad (5)$$




Fig. 6. Transient response showing (top) slew rate derivative, (middle) input signal, and (bottom) output signal with measured slew rate of 3.12 V/ns .

This power consumption is reasonable for the achieved bandwidth and represents an efficient design. The figure of merit (FOM) for the amplifier can be calculated as:

$$\text{FOM} = \frac{\text{GBW} \times C_L}{P_{\text{total}}} = \frac{1.01 \text{ GHz} \times 1 \text{ pF}}{5.62 \text{ mW}} = 179.7 \text{ MHz}\cdot\text{pF/mW} \quad (6)$$

IV. PERFORMANCE SUMMARY

Table II summarizes the achieved performance metrics compared to the design specifications. All key parameters meet or exceed the target values, demonstrating successful design implementation.

V. DESIGN CONSIDERATIONS AND TRADE-OFFS

The telescopic topology was selected for this design due to its inherent advantages in high-frequency applications. Key design trade-offs include:

- Gain vs. Bandwidth:** The single-stage architecture limits DC gain but provides excellent bandwidth. The achieved 41 dB gain is sufficient for many applications while enabling GHz-range operation.
- Power vs. Speed:** The 5.62 mW power consumption is competitive for the achieved 1.01 GHz bandwidth, as evidenced by the high FOM of $179.7 \text{ MHz}\cdot\text{pF/mW}$.
- Swing vs. Stacking:** The cascode stacking reduces voltage headroom, limiting ICMR and OCMR, but significantly improves output resistance and gain.

TABLE II
PERFORMANCE SUMMARY

Parameter	Specification	Achieved
DC Gain	≥ 40 dB	41 dB
Unity-Gain Bandwidth	≥ 1 GHz	1.01 GHz
Integrated Noise	$< 100 \mu\text{V}/\sqrt{\text{Hz}}$	98 $\mu\text{V}/\sqrt{\text{Hz}}$
Slew Rate	—	3.12 V/ns
CMRR	—	37 dB
OCMR	—	131 mV
ICMR	—	11 mV
Supply Voltage	1.8 V	1.8 V
Power Consumption	—	5.62 mW
Tail Current	—	3.12 mA
Load Capacitance	1 pF	1 pF
FOM	—	179.7 MHz·pF/mW
Technology	—	CMOS 180nm

- **Noise vs. Power:** The input pair sizing balances thermal noise performance against power consumption, achieving $98 \mu\text{V}/\sqrt{\text{Hz}}$ while maintaining reasonable current levels.

VI. CONCLUSION

This work presented the design and characterization of a telescopic operational amplifier for high-speed, low-noise applications. The implemented design achieves 41 dB gain, 1.01 GHz unity-gain bandwidth, and $98 \mu\text{V}/\sqrt{\text{Hz}}$ integrated noise, meeting all design specifications. The amplifier exhibits excellent transient response with a slew rate of 3.12 V/ns without ringing or overshoot, confirming proper stability and compensation.

The telescopic topology proves highly effective for applications requiring high bandwidth and low power consumption, achieving a figure of merit of 179.7 MHz·pF/mW. The comprehensive biasing network ensures robust operation across PVT variations. While the limited input and output common-mode ranges are characteristic trade-offs of the telescopic architecture, they can be addressed at the system level through appropriate signal conditioning.

Future work may focus on improving the common-mode range through modified topologies such as folded-cascode architectures, exploring adaptive biasing techniques for enhanced performance across process variations, and investigating offset cancellation schemes to improve matching-limited parameters like CMRR.