



---

# APB-UART PROJECT

---



**By:**

Omar Ahmed Fouad

**Supervisor:**

Eng/ Mohammed Salah

## Contents

1. Introduction .....	2
2. Design Analysis .....	2
3. State Diagrams .....	2
4. Design Decisions .....	3
5. Verification Methodology .....	3
6. Simulation Results .....	4
7. Conclusion .....	6
Additional Resources .....	6

## 1. Introduction

In this project, a Universal Asynchronous Receiver and Transmitter (UART) was implemented and connected to an Advanced Peripheral Bus (APB) wrapper. The design was created from the ground up using Finite State Machines (FSMs) to control each component.

The project is divided into three main modules:

- Transmitter (TX): Responsible for serializing parallel data and transmitting it bit by bit.
- Receiver (RX): Responsible for deserializing incoming serial data and reconstructing the parallel word.
- APB Wrapper: Provides a memory-mapped interface for configuring and monitoring the UART using standard APB protocol signals.

This modular approach allows separation of concerns and simplifies testing, since each module can be verified individually before integration.

## 2. Design Analysis

The system architecture is based entirely on FSM-driven control. Each FSM was carefully designed to ensure correct UART protocol behavior and reliable communication through APB.

- Transmitter (TX): Uses a PISO (Parallel-In Serial-Out) shift register and a baud-rate counter. It transmits start bit, 8 data bits (LSB first), and a stop bit.
- Receiver (RX): Uses an edge detector to detect the start bit, a baud-rate counter for sampling at mid-bit, and a SIPO (Serial-In Parallel-Out) shift register to reconstruct the received word.
- APB Wrapper: Exposes four memory-mapped registers:
  - CTRL\_REG → enable/reset signals for TX and RX
  - TX\_DATA → holds the character to be transmitted
  - RX\_DATA → holds the received character
  - STATS\_REG → contains status flags (tx\_busy, tx\_done, rx\_busy, rx\_done, rx\_err)

This hierarchical design provides both flexibility and scalability.


## 3. State Diagrams

Each module is based on a dedicated FSM. The following diagrams illustrate the FSM operation for each part of the design:


- Transmitter FSM :

So, we need :-


- ① baud Counter
- ② Parallel to Serial Shift - reg → here  $data = \{1'b1, data[7:0], 1'b0\}$
- ③ Counter (increase by 1 when one data is sampled)
- ④ FSM :-



#### - Receiver FSM :



#### - APB FSM :



## 4. Design Decisions

Several important design choices were made during development:

- FSM-based approach: Ensures deterministic behavior, easier debugging, and clear modular separation.
- Fixed Baud Rate (9600 bps): For simplicity, the baud counter values were derived directly from a 100 MHz system clock.
- APB Wrapper: Added as an interface layer to allow memory-mapped register access, making the UART reusable in SoC designs.
- Status Register: A dedicated status register was included to simplify verification and provide real-time feedback on the state of TX and RX.

## 5. Verification Methodology

The verification strategy was carried out through a Verilog testbench simulating APB read/write transactions. The following sequence was performed:

1. TX Data Preparation: APB writes the character 'A' into TX\_DATA register.
2. Enabling the UART: APB writes to CTRL\_REG to enable both tx\_enable and rx\_enable.
3. Check Enables: APB reads back CTRL\_REG to confirm the enables are set.
4. Disabling the UART: APB writes again to CTRL\_REG to clear both enables.
5. Check Disables: APB reads back CTRL\_REG to confirm the enables are cleared.
6. Busy State Check: APB reads STATS\_REG to verify that both tx\_busy = 1 and rx\_busy = 1.
7. Transmission Delay: The testbench waits 10 bit-times to ensure the entire frame has been transmitted and received.
8. RX Data Check: APB reads RX\_DATA to confirm that the received character matches 'A'.
9. Completion Check: APB reads STATS\_REG to confirm that tx\_done = 1 and rx\_done = 1.

## 6. Simulation Results

Screenshots from the simulation are provided below to demonstrate functional correctness:

- Transcript:

[illegible]

Act

The screenshot shows the Wave logic analyzer interface. The left sidebar lists various signals, including `PCLK`, `PRESETN`, `PSEL`, `PADDR`, `PWRITE`, `PENABLE`, `PREADY`, `PDATA`, `TX_DATA`, `CTRL_REG`, `RX_DATA`, `STATUS_REG`, and `tx`. The main display shows a bus capture with multiple signals. Handwritten blue annotations are present: `fx-busy = 1` and `tx-busy = 1` are written near the top of the capture, and `Sending Letter "A"` is written below them with an arrow pointing to a specific data value in the `TX_DATA` signal.

Address of APB-Ready Mode  
STATS-REG  
→ PPDATA Contains the state of UART

Letter "A" is received

rx-done=1  
tx-done=1

1041831900 ps to 1042013900 ps

## 7. Conclusion

The project successfully implemented a UART system with APB integration, entirely controlled by FSMs.

Key achievements include:

- Modular design (separated TX, RX, and APB wrapper).
- Fully functional data transmission and reception at 9600 baud.
- Correct APB read/write protocol handling with PRDATA and PWDATA.
- Verification through a structured testbench that confirmed UART functionality and synchronization.

This design provides a solid foundation for further improvements such as adding parity support, implementing a programmable baud rate, and integrating with FPGA hardware. Overall, the design demonstrates a complete APB–UART communication system that is robust, verifiable, and extendable.

## Additional Resources

All RTL codes, testbench code, constraint files, and complete source codes along with the results obtained from running Vivado are available on my GitHub repository. In addition, my handwriting analysis, a detailed description of the errors I faced during development, and the corresponding solutions can also be found in the following link:

1. [https://github.com/omar3363/APB\\_UART\\_Project](https://github.com/omar3363/APB_UART_Project)
-