

Project 1



Eng/ Kareem Waseem

By: Omar Ahmed Fouad

Contents

I-RTL code	
2-Testbench code	
3-Do file	
1-QuestaSim Snippets	
5-Constraint File	
5-Vivado Snippets	
7-QuestaLint Snippets	

1-RTL code

```
module Mux(In0,In1,Sel,Out);

parameter WIDTH_MUX_IN0 = 18;
parameter WIDTH_MUX_IN1 = 18;
parameter WIDTH_MUX_OUT = 18;

input [WIDTH_MUX_IN0-1:0] In0;
input [WIDTH_MUX_IN1-1:0] In1;
input Sel;

output [WIDTH_MUX_OUT-1:0] Out;

assign Out = (Sel)? In1 : In0;

endmodule
```

```
module Mux_4x1(In0,In1,In2,In3,Sel,Out);

input [47:0] In0,In1,In2,In3;
input [1:0] Sel;

output wire [47:0] Out;

assign Out = (Sel == 2'b00) ? In0 :

(Sel == 2'b10) ? In1 :
(Sel == 2'b11) ? In3 :
In0; // Default case
```

```
andule Spartam.6(

| Ap.D.C, | Cik,CaBYTM | Comprose of the Caby of the Ca
```

```
//pereparing CIN for the 2nd ADD
assign Carry_Cascade = (CARRYIN_5EL)? OPMODE_Mux[5] : CARRYIN;
Reg_Mux #(.TPE(RSTIYPE), MIDTH_REG_MUX_IN(1),.MIDTH_REG_MUX_OUT(1)) CYI (.In(Carry_Cascade),.Sel(CARRYINREG),.Out(CIN),.Clk(CLK),.Rst(RSTCARRYIN),.Enable(CECARRYIN));
//second Add
sasign Full_Add = (OPMODE_Mux[7])? ((1'b0,X_Out)+CIN)) : ((1'b0,X_Out)+(1'b0,X_Out)+CIN);
assign COUT = Full_Add [47:0];
assign COUT = Full_Add [48];

Reg_Mux #(.MIDTH_REG_MUX_IN(48),.WIDTH_REG_MUX_OUT(48),.TYPE(RSTTYPE)) P_Reg_Mux (.In(Post_Add),.Sel(PREG),.Out(P),.Clk(CLK),.Rst(RSTP),.Enable(CEP));
assign PCOUT = P;
Reg_Mux #(.MIDTH_REG_MUX_IN(1),.WIDTH_REG_MUX_OUT(1)) COUT_Reg_Mux (.In(COUT),.Sel(CARRYOUTREG),.Out(CARRYOUT),.Clk(CLK),.Rst(RSTCARRYIN),.Enable(CECARRYIN));
assign CARRYOUTF = CARRYOUT;
endeadule
```

2-Testbench code

```
// -- Clock Enable Inputs --
.CEA(CEA_tb),
.CEB(CEB_tb),
.CEC(CEC_tb),
.CEC(CEC_tb),
.CEC(CEC_tb),
.CED(CED_tb),
.CEM(CEM_tb),
.CEP(CEP_tb),
.CECMRCE(CEOPMODE_tb),
.CECARRYIN(CECARRYIN_tb),

// -- Outputs --
.BCOUT(RCOUT_DUT),
.P(P_DUT),
.P(P_DUT),
.CARRYOUT(CARRYOUT_DUT),
.CARRYOUT(CARRYOUT_DUT)),
.CARRYOUT(FCARRYOUTF_DUT)
);

//clk generation
initial begin

CLK_tb = 0;
forever

#1 CLK_tb = ~CLK_tb;
end

//start from known states <wait> >> (Randomize - wait - check) for loop
initial begin
//rst check
RSTA_tb = 1;
RSTB_tb = 1;
RSTB_tb = 1;
RSTB_tb = 1;
RSTC_tb = 1;
RSTD_TB = 1;
RSTD_TB = 1;
RSTD_TB = 1;
RSTD_TB = 1;
RSTP_TB = 1;
RSTP_TB = 1;
BCIN_tb = $random;
B
```

```
PCIN_tb = Srandom;

CARRYIN_tb - Srandom;

CEA_tb - Srandom;

CEC_tb - Srandom;

CEC_tb - Srandom;

CEC_tb - Srandom;

CEC_tb - Srandom;

CED_tb - Srandom;

STOP_tb - Srandom;

CED_tb - Srandom;

CED_tb
```

3-Do file

```
run_DSP_tb.do - Notepad
File Edit Format View Help
# Create library
vlib work
# Compile the Verilog file
vlog Spartan_6_tb.v
# Start the simulation with full visibility
vsim -voptargs=+acc Spartan_6_tb
# Add specific waves for debugging
add wave CLK tb
add wave *RST* tb
add wave OPMODE tb
add wave A tb
add wave B tb
add wave C tb
add wave D tb
add wave PCIN_tb
add wave BCOUT_DUT
add wave M DUT
add wave P_DUT
add wave PCOUT DUT
add wave CARRYOUT DUT
add wave BCOUT Expected
add wave M Expected
add wave P Expected
add wave CARRYOUT Expected
# Run the simulation until it finishes
run -all
# uncomment to automatically close the simulation
# quit -sim
```

4-QuestaSim Snippets

```
# DSP Is Working
# ** Note: $stop
# Time: 28 ns Iteration: 1 Instance: /Spartan_6_tb
# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195

# Break in Module Spartan_6_tb at Spartan_6_tb.v line 195


# Break in Module Spartan_6_
```

5-Constraint File

6-Vivado Snippets


6.1 - Elaboration ("Messages" tab & Schematic snippets)








6.2 - Synthesis ("Messages" tab, Utilization report, timing report & Schematic snippets)












6.3 - Implementation ("Messages" tab, Utilization report, timing report & device snippets)



XOY1

XOYO

7-QuestaLint Snippets

