

Figure 1 displays the output produced using the datapath testbench that uses the datapath module to perform operations. The group struggled to display the register values and operation behaviour through this module. To display the correct functionality of the ALU operations, the ALU testbench, as seen in Figure 33, was used to produce simulated results shown in Figure 2 to Figure 13.

[illegible]

## Logical OR



### Add (ADD)

[illegible]

Figure 34: Signals for the addition operation,  $a + b$ , with the corresponding output signal, 'out'

### Subtract (SUB)

[illegible]

Figure 5: Signals for the subtract operation,  $a - b$  with the corresponding output signal, 'out'

## Multiply (MUL)






Wave - Default		Msgs							
+ 	/alu_tb/alu_in_a	00000000000000...	00000000000000000000000000000000	10					
+ 	/alu_tb/alu_in_b	00000000000000...	00000000000000000000000000000000	00					
+ 	/alu_tb/brn_flag	00000000000000...	00000000000000000000000000000000						
+ 	/alu_tb/op_code	01110	01110						
+ 	/alu_tb/alu_out	11111111111111...	1111111111111111111111111111000000000000000000000000	10100					

Figure 6: Signals for the multiplication operation,  $a * b$ , with the corresponding output signal, 'out'

## Division (DIV)

[illegible]

Figure 7: Signals for the division operation,  $a / b$  with the corresponding output signal, 'out'

## Shift Right (SHR)




Figure 8: Signals for the shift right operation, a shifted right with the corresponding output signal, 'out'

## Shift Left (SHL)




Figure 9: Signals for the shift left operation, a shifted left with the corresponding output signal, 'out'

## Rotate Right (ROR)




Figure 10: Signals for the rotate right operation, a rotated right with the corresponding output signal, 'out'

## Rotate Left (ROL)




Figure 11: Signals for the rotate left operation, a rotating left with the corresponding output signal, 'out'

Negate (NEG)




Figure 12: Signals for the negate operation, negating  $a$  with the corresponding output signal, 'out'

## Logical NOT




Figure 13: Signals for the logical not operation, not  $a$ , with the corresponding output signal, 'out'

## HDL Code

```
1 module subtract(input [31:0]in1, in2, output [31:0]out);
2
3 assign out = in1 - in2;
4
5 endmodule
```

Figure 14: ALU subtract operation

```
module add(input [31:0] in1, in2, output out);
    assign out = in1 + in2;

end module
```

Figure 15: ALU addition operation

```

1  module rotate_R(
2      input [31:0] Ra,
3      output [63:0] Rout
4  );
5
6      assign Rout = {8'h00000000, Ra[0], Ra[31:1]};
7  endmodule
8
9  module rotate_L(input [31:0] Ra, output [63:0] Rout);
10     assign Rout = {8'h00000000, Ra[30:0], Ra[31]};
11 endmodule

```

Figure 16: ALU rotate left and right operations

```

1  `timescale 1ns / 1ps
2
3  module negate(input [31:0]in, output [31:0]out);
4
5      assign out = (~in)+1;
6
7  endmodule
8

```

Figure 17: ALU negate operation

```

1  `timescale 1ns / 1ps
2
3  module logicalOr(input [31:0] in2, in1, output [31:0]out);
4
5      assign out = in1 | in2;
6
7  endmodule

```

Figure 18: ALU logical or operation

```

1  `timescale 1ns / 1ps
2
3  module logicalNot(input [31:0]in, output [31:0]out);
4
5      assign out = ~in;
6
7  endmodule

```

Figure 19: ALU logical not operation

```

1  `timescale 1ns / 1ps
2
3  module logicalAnd(input [31:0] in2, in1, output [31:0]out);
4
5  assign out = in1 & in2;
6
7  endmodule

```

Figure 20: ALU logical and operation

```

1  `timescale 1ns / 1ps
2
3  module shift_L(input [31:0]in, output [31:0]shifted);
4  assign shifted = in << 1;
5
6  endmodule

```

Figure 21: ALU shift left operation

```

1  `timescale 1ns / 1ps
2
3  module shift_R(input [31:0]in, output [31:0]shifted);
4  assign shifted = in >> 32'b1;
5
6  endmodule
7

```

Figure 22: ALU shift right operation

```

1  `timescale 1ns / 1ps
2
3  module divide(input [31:0] dividend, divisor, output reg [31:0] quotient);
4      reg [31:0] m, q;
5      reg [32:0] a;
6      integer i;
7
8      always @ (*)
9      begin
10         begin
11             q = dividend;
12             m = divisor;
13             a = 0;
14             for(i = 0; i < 32; i = i+1)
15                 begin
16                     a = {a[30:0], q[31]};
17                     q[31:1] = q[30:0];
18                     a = a - m;
19
20                     if(a[31] == 1)
21                         begin
22                             q[0] = 0;
23                             a = a + m;
24                         end
25                     else
26                         begin
27                             q[0] = 1;
28                         end
29                     end
30                 quotient = q;
31             end
32         end
33     endmodule
34
35

```

Figure 23: Division algorithm

```

2  module multiply(input signed [31:0] x, y, output[63:0] out);
3
4      reg [2:0] combBits [15:0];
5      reg signed [32:0] pProd [15:0];
6      reg signed [63:0] shiftedPProd [15:0];
7      reg signed [63:0] sumPProd;
8
9      wire signed[32:0] negX;
10
11      integer i, j;
12
13      assign negX = -x;
14      always @ (x or y or negX)
15      begin
16          combBits[0] = {y[1], y[0], 1'b0};
17
18          for(i=1;i<16;i=i+1) begin
19              combBits[i] = {y[2*i+1],y[2*i],y[2*i-1]};
20          end
21
22          for(i=0;i<16;i=i+1)begin //case check for which bit and whatnot
23              case(combBits[i])
24                  3'b001 , 3'b010 : pProd[i] = {x[31],x};
25
26                  3'b011 : pProd[i] = {x,1'b0};
27
28                  3'b100 : pProd[i] = {negX[31:0],1'b0};
29
30                  3'b101 , 3'b110 : pProd[i] = negX;
31
32                  default : pProd[i] = 0;
33
34              endcase
35
36              shiftedPProd[i] = pProd[i] << (2*i); //sign extension
37          end
38
39          sumPProd = shiftedPProd[0];
40
41          for(i=1;i<16;i=i+1) begin //add product to tot.
42              sumPProd = sumPProd + shiftedPProd[i];
43          end
44      end
45  end
46
47  assign out = sumPProd; //after all shifts adne verythig is done, send it out
48  endmodule

```

Figure 24: Booth's Algorithm for multiplication



```

1  `timescale 1ns/10ps
2
3  module encoder_32_5(
4      input wire [31:0] encIn,
5      output reg [4:0] encOut
6  );
7
8      always@(encIn) begin
9          case (encIn)
10             32'h00000001 : encOut <= 5'd0;
11             32'h00000002 : encOut <= 5'd1;
12             32'h00000004 : encOut <= 5'd2;
13             32'h00000008 : encOut <= 5'd3;
14             32'h00000010 : encOut <= 5'd4;
15             32'h00000020 : encOut <= 5'd5;
16             32'h00000040 : encOut <= 5'd6;
17             32'h00000080 : encOut <= 5'd7;
18             32'h00000100 : encOut <= 5'd8;
19             32'h00000200 : encOut <= 5'd9;
20             32'h00000400 : encOut <= 5'd10;
21             32'h00000800 : encOut <= 5'd11;
22             32'h00001000 : encOut <= 5'd12;
23             32'h00002000 : encOut <= 5'd13;
24             32'h00004000 : encOut <= 5'd14;
25             32'h00008000 : encOut <= 5'd15;
26             32'h00010000 : encOut <= 5'd16;
27             32'h00020000 : encOut <= 5'd17;
28             32'h00040000 : encOut <= 5'd18;
29             32'h00080000 : encOut <= 5'd19;
30             32'h00100000 : encOut <= 5'd20;
31             32'h00200000 : encOut <= 5'd21;
32             32'h00400000 : encOut <= 5'd22;
33             32'h00800000 : encOut <= 5'd23;
34             default : encOut <= 5'd31;    //11111 means no acceptable input
35          endcase
36      end
37 endmodule

```

Figure 25: 32:5 encoder

```

1
2  module MDRreg (clr, clk, enable, Mdatain, BusMuxOut, read, MDRout);
3      input clr, clk, enable, read;
4      input [31:0] Mdatain, BusMuxOut;
5      output [31:0] MDRout;
6
7      wire [31:0] MDRin;
8      mux_2_1 MDMux (Mdatain, BusMuxOut, read, MDRin);
9      Reg32 regMDR (clr, clk, enable, MDRin, MDRout);
10
11  endmodule
12
13
14  module Reg32(
15      input clr, clk, enable,
16      input [31:0] D,
17      output reg [31:0] Q
18  );
19      always@(posedge clk)
20      begin
21          if (clr)                                //if clr is 1, set to 0
22              Q = 0;
23          else if(enable)                        //if enable is 1 and clr is 0, Q=D
24              Q = D;
25      end
26  endmodule

```

Figure 26: MDR and 32-bit register

```

1  `timescale 1ns/10ps
2
3  module mux_2_1 (
4      input [31:0] input1,
5      input [31:0] input2,
6      input signal,
7      output reg [31:0] out);
8
9      always@(signal)
10     begin
11         if (signal==0)
12             out <= input2;
13         else
14             out <= input1;
15     end
16 endmodule

```

Figure 27: 2:1 multiplexer

```

1  `timescale 1ns/10ps
2
3  module mux_32_1(
4      //Data from general purpose registers
5      input [31:0] BusMuxIn_R0,
6      input [31:0] BusMuxIn_R1,
7      input [31:0] BusMuxIn_R2,
8      input [31:0] BusMuxIn_R3,
9      input [31:0] BusMuxIn_R4,
10     input [31:0] BusMuxIn_R5,
11     input [31:0] BusMuxIn_R6,
12     input [31:0] BusMuxIn_R7,
13     input [31:0] BusMuxIn_R8,
14     input [31:0] BusMuxIn_R9,
15     input [31:0] BusMuxIn_R10,
16     input [31:0] BusMuxIn_R11,
17     input [31:0] BusMuxIn_R12,
18     input [31:0] BusMuxIn_R13,
19     input [31:0] BusMuxIn_R14,
20     input [31:0] BusMuxIn_R15,
21
22     //Data from special registers
23     input [31:0] BusMuxIn_HI,
24     input [31:0] BusMuxIn_LO,
25     input [31:0] BusMuxIn_Z_high,
26     input [31:0] BusMuxIn_Z_low,
27     input [31:0] BusMuxIn_PC,
28     input [31:0] BusMuxIn_MDR,
29     input [31:0] BusMuxIn_InPort,
30     input [31:0] C_sign_extended,
31
32     //Output to the bus
33     output reg [31:0] BusMuxOut,
34
35     // Select signal
36     input wire [4:0] select
37 );
38
39 always@(*) begin
40     // Assign output data based on select signal
41     case(select)
42         S'd0 : BusMuxOut <= BusMuxIn_R0[31:0];
43         S'd1 : BusMuxOut <= BusMuxIn_R1[31:0];
44         S'd2 : BusMuxOut <= BusMuxIn_R2[31:0];
45         S'd3 : BusMuxOut <= BusMuxIn_R3[31:0];
46         S'd4 : BusMuxOut <= BusMuxIn_R4[31:0];
47         S'd5 : BusMuxOut <= BusMuxIn_R5[31:0];
48         S'd6 : BusMuxOut <= BusMuxIn_R6[31:0];
49         S'd7 : BusMuxOut <= BusMuxIn_R7[31:0];
50         S'd8 : BusMuxOut <= BusMuxIn_R8[31:0];
51         S'd9 : BusMuxOut <= BusMuxIn_R9[31:0];
52         S'd10 : BusMuxOut <= BusMuxIn_R10[31:0];
53         S'd11 : BusMuxOut <= BusMuxIn_R11[31:0];
54         S'd12 : BusMuxOut <= BusMuxIn_R12[31:0];
55         S'd13 : BusMuxOut <= BusMuxIn_R13[31:0];
56         S'd14 : BusMuxOut <= BusMuxIn_R14[31:0];
57         S'd15 : BusMuxOut <= BusMuxIn_R15[31:0];
58         S'd16 : BusMuxOut <= BusMuxIn_HI[31:0];
59         S'd17 : BusMuxOut <= BusMuxIn_LO[31:0];
60         S'd18 : BusMuxOut <= BusMuxIn_Z_high[31:0];
61         S'd19 : BusMuxOut <= BusMuxIn_Z_low[31:0];
62         S'd20 : BusMuxOut <= BusMuxIn_PC[31:0];
63         S'd21 : BusMuxOut <= BusMuxIn_MDR[31:0];
64         S'd22 : BusMuxOut <= BusMuxIn_InPort[31:0];
65         S'd23 : BusMuxOut <= C_sign_extended[31:0];
66         default: BusMuxOut <= 32'd0;
67     endcase
68 end
69
70 endmodule

```

Figure 28: 31:1 multiplexer

```

1  `timescale 1ns/10ps
2
3  module alu(
4      input brn_flag,
5      input wire [31:0] RA,
6      input wire [31:0] RB,
7
8      input wire [4:0] opcode,
9
10     output reg [63:0] RC
11 );
12
13 parameter Addition = 5'b00011, Subtraction = 5'b00100, Multiplication = 5'b01110, Division = 5'b01111, Shift_right = 5'b00101, Shift_left = 5'b00110, Rotate_right = 5'b00111,
14 Logical_AND = 5'b01001, Logical_OR = 5'b01010, Negate = 5'b10000, Not = 5'b10001, addi = 5'b01011, andi = 5'b01100, ori = 5'b01101, ldw = 5'b
15 branch = 5'b10010, jn = 5'b10011, jal = 5'b10100, mfhi = 5'b10111, mflo = 5'b11000, in = 5'b10101, out = 5'b10110, nop = 5'b11001, halt = 5'b
16
17 wire [31:0] shr_out, shl_out, lor_out, land_out, neg_out, not_out, adder_sum, adder_cout, sub_diff, sub_cout, rol_out, ror_out;
18 wire [63:0] mul_out, div_out;
19
20 always @(*)
21 begin
22     case (opcode)
23
24         Addition: begin
25             RC[31:0] <= adder_sum[31:0];
26             RC[63:32] <= 32'd0;
27         end
28
29         Subtraction: begin
30             RC[31:0] <= sub_diff[31:0];
31             RC[63:32] <= 32'd0;
32         end
33
34         Logical_OR, ori: begin
35             RC[31:0] <= lor_out[31:0];
36             RC[63:32] <= 32'd0;
37         end
38
39         Logical_AND, andi: begin
40             RC[31:0] <= land_out[31:0];
41             RC[63:32] <= 32'd0;
42         end
43
44         Negate: begin
45             RC[31:0] <= neg_out[31:0];
46             RC[63:32] <= 32'd0;
47         end
48
49         Not: begin
50             RC[31:0] <= not_out[31:0];
51             RC[63:32] <= 32'd0;
52         end
53
54         Shift_right: begin
55             RC[31:0] <= shr_out[31:0];
56             RC[63:32] <= 32'd0;
57         end
58
59         Shift_left: begin
60             RC[31:0] <= shl_out[31:0];
61             RC[63:32] <= 32'd0;
62         end
63
64         Rotate_right: begin
65             RC[31:0] <= ror_out[31:0];
66             RC[63:32] <= 32'd0;
67         end
68     end

```

Figure 29: Part 1/2 of the ALU code

```

67         end
68
69         Rotate_left: begin
70             RC[31:0] <= rol_out[31:0];
71             RC[63:32] <= 32'd0;
72         end
73
74         Multiplication: begin
75             RC[63:32] <= ~mul_out[63:32];
76             RC[31:0] <= mul_out[31:0];
77         end
78
79         Division: begin
80             RC[63:0] <= div_out[63:0];
81         end
82
83         ldw, ldwi, stw, addi: begin
84             RC[31:0] <= adder_sum[31:0];
85             RC[63:32] <= 32'd0;
86         end
87
88         branch: begin
89             if(brn_flag==1) begin
90                 RC[31:0] <= adder_sum[31:0];
91                 RC[63:32] <= 32'd0;
92             end
93             else begin
94                 RC[31:0] <= RA[31:0];
95                 RC[63:32] <= 32'd0;
96             end
97         end
98
99         halt: begin
100
101         end
102
103         nop: begin
104
105         end
106
107         default: begin
108             RC[63:0] <= 64'd0;
109         end
110
111     endcase
112 end
113
114 //ALU Operations
115 add adder(.Ra(RA), .Rb(RB),.cin({1'd0}),.sum(adder_sum),.cout(adder_cout));
116 logicalAnd land(RA,RB,land_out);
117 logicalOr lor(RA,RB,lor_out);
118 subtract subtractor(RA, RB, sub_diff);
119 multiply mul(RA,RB,mul_out);
120 logicalNot not_module(RB,not_out);
121 rotate_R ror_op(RA,ror_out);
122 rotate_L rol_op(RA,rol_out);
123 shift_L shl(RA,shl_out);
124 shift_R shr(RA,shr_out);
125 negate neg(RA,neg_out);
126 divide_32 div(RA,RB, div_out);
127
128 endmodule

```

Figure 30: Part 2/2 of the ALU code

```

2  module datapath(
3      input PCout, ZHighout, ZLowout, HIout, LOout, InPortout, Cout,
4      input MDRout, R2out, R4out, MARin, PCin, MDRin, IRin, Yin, IncPC, Read, //signals for encoder
5      input [4:0] operation,
6      input R5in, R2in, R4in, clk,
7      input [31:0] Mdatain,
8      input clr, HIin, LOin, ZHIin, ZLOin, Cin, branch_flag
9  );
10
11     reg [15:0] enableReg; //chooses the register to enable
12     reg [15:0] Rout; //chooses which register to read from
13
14     initial begin
15         Rout = 16'b0;
16         enableReg = 16'b0;
17     end
18
19     //sets register enable and out signals based on provided info from CPU or IR
20     always@(*)begin
21         enableReg[2] <= R2in;
22         enableReg[4] <= R4in;
23         enableReg[5] <= R5in;
24
25         Rout[13] <= R2out;
26         Rout[14] <= R4out;
27
28         /*
29         if (enableR_IR)enableReg<=enableR_IR;
30         else enableReg<=R_enableIn;
31         if (RegOut_IR)Rout<=RegOut_IR;
32         else Rout<=16'b0;
33         */
34     end
35
36     //make wires for reg outputs
37     wire [31:0] BusMuxIn_IR, BusMuxIn_Y, C_sign_extend, BusMuxIn_InPort, BusMuxIn_MDR, BusMuxIn_PC, BusMuxIn_ZLO, BusMuxIn_ZHI, BusMuxIn_LO, BusMuxIn_HI;
38     wire [31:0] BusMuxIn_R15, BusMuxIn_R14, BusMuxIn_R13, BusMuxIn_R12, BusMuxIn_R11, BusMuxIn_R10, BusMuxIn_R9, BusMuxIn_R8, BusMuxIn_R7, BusMuxIn_R6, BusMuxIn_R5, BusMuxIn_R4, BusMuxIn_R3, BusMuxIn_R2, BusMuxIn_R1, BusMuxIn_R0;
39     wire [31:0] bus_signal, C_data_out;
40     wire [31:0] BusMuxOut;
41
42     //registers 0-15
43     Reg32 r0(clr,clk,enableReg[0],BusMuxOut,BusMuxIn_R0);
44     Reg32 r1(clr,clk,enableReg[1],BusMuxOut,BusMuxIn_R1);
45     Reg32 r2(clr,clk,enableReg[2],BusMuxOut,BusMuxIn_R2);
46     Reg32 r3(clr,clk,enableReg[3],BusMuxOut,BusMuxIn_R3);
47     Reg32 r4(clr,clk,enableReg[4],BusMuxOut,BusMuxIn_R4);
48     Reg32 r5(clr,clk,enableReg[5],BusMuxOut,BusMuxIn_R5);
49     Reg32 r6(clr,clk,enableReg[6],BusMuxOut,BusMuxIn_R6);
50     Reg32 r7(clr,clk,enableReg[7],BusMuxOut,BusMuxIn_R7);
51     Reg32 r8(clr,clk,enableReg[8],BusMuxOut,BusMuxIn_R8);
52     Reg32 r9(clr,clk,enableReg[9],BusMuxOut,BusMuxIn_R9);
53     Reg32 r10(clr,clk,enableReg[10],BusMuxOut,BusMuxIn_R10);
54     Reg32 r11(clr,clk,enableReg[11],BusMuxOut,BusMuxIn_R11);
55     Reg32 r12(clr,clk,enableReg[12],BusMuxOut,BusMuxIn_R12);
56     Reg32 r13(clr,clk,enableReg[13],BusMuxOut,BusMuxIn_R13);
57     Reg32 r14(clr,clk,enableReg[14],BusMuxOut,BusMuxIn_R14);
58     Reg32 r15(clr,clk,enableReg[15],BusMuxOut,BusMuxIn_R15);
59
60     //other registers
61     Reg32 PC(clr,clk,PCin,BusMuxOut,BusMuxIn_PC);
62     Reg32 Y(clr,clk,Yin,BusMuxOut,BusMuxIn_Y);
63     Reg32 Z_HI(clr,clk,ZHIin,C_data_out,BusMuxIn_ZHI);
64     Reg32 Z_LO(clr,clk,ZLOin,C_data_out,BusMuxIn_ZLO);
65     Reg32 HI(clr,clk,HIin,BusMuxOut,BusMuxIn_HI);

```

Figure 31: part 1/2 of datapath code

```

64     Reg32 LO(clr,clk,LOIn,BusMuxOut,BusMuxIn_LO);
65
66     Reg32 IR(clr,clk,IRIn,BusMuxOut,BusMuxIn_IR);
67     //select_encode_logic IRlogic(...);
68
69     MDRreg MDR(clr, clk, MDRIn, MdataIn, BusMuxOut, Read, BusMuxIn_MDR);
70
71     //input and output port will be added here
72     //conf logic may be added here
73
74     //MAR unit will be added here
75
76     //memoryRam stuff
77
78     wire [4:0] encoderOut;
79     //*****inputs may be in wrong order
80     encoder_32_5 regEncoder({{8{1'b0}},Cout,InPortout,MDRout,PCout,ZLowout,ZHighout,LOout,HIout,Rout}, encoderOut);
81     // $monitor ("[$monitor] time = %0t Rout=0x%0h encoderOut=0x%0h", $time, Rout, encoderOut);
82     mux_32_1 busMux(
83         .BusMuxIn_R0(BusMuxIn_R0),
84         .BusMuxIn_R1(BusMuxIn_R1),
85         .BusMuxIn_R2(BusMuxIn_R2),
86         .BusMuxIn_R3(BusMuxIn_R3),
87         .BusMuxIn_R4(BusMuxIn_R4),
88         .BusMuxIn_R5(BusMuxIn_R5),
89         .BusMuxIn_R6(BusMuxIn_R6),
90         .BusMuxIn_R7(BusMuxIn_R7),
91         .BusMuxIn_R8(BusMuxIn_R8),
92         .BusMuxIn_R9(BusMuxIn_R9),
93         .BusMuxIn_R10(BusMuxIn_R10),
94         .BusMuxIn_R11(BusMuxIn_R11),
95         .BusMuxIn_R12(BusMuxIn_R12),
96         .BusMuxIn_R13(BusMuxIn_R13),
97         .BusMuxIn_R14(BusMuxIn_R14),
98         .BusMuxIn_R15(BusMuxIn_R15),
99         .BusMuxIn_HI(BusMuxIn_HI),
100        .BusMuxIn_LO(BusMuxIn_LO),
101        .BusMuxIn_Z_high(BusMuxIn_ZHI),
102        .BusMuxIn_Z_low(BusMuxIn_ZLO),
103        .BusMuxIn_PC(BusMuxIn_PC),
104        .BusMuxIn_MDR(BusMuxIn_MDR),
105        .BusMuxIn_InPort(BusMuxIn_InPort),
106        .C_sign_extended(C_sign_extend),
107        .BusMuxOut(BusMuxOut),
108        .select(encoderOut)
109    );
110
111    //instantiate alu
112    alu the_alu(
113        .RA(BusMuxOut),
114        .RB(BusMuxOut),
115        //.RY(BusMuxIn_Y),
116        .opcode(operation),
117        .brn_flag(branch_flag),
118        .RC(C_data_out)
119    );
120
121    //instantiate the control unit here
122    endmodule

```

Figure 32: part 2/2 of datapath code



## Test Benches

### ALU Testbench (alu\_tb)

```
1 `timescale 1ns/10ps
2 module alu_tb;
3     reg [31:0] alu_in_a, alu_in_b, brn_flag;
4     reg [4:0] op_code;
5     wire [63:0] alu_out;
6
7     initial
8     begin
9         brn_flag <= 0;
10        alu_in_a <= 32'd10;
11        alu_in_b <= 32'd2;
12        #300 op_code <= 5'b10001;
13
14    end
15    alu_alu_unit(brn_flag, alu_in_a, alu_in_b, op_code, alu_out);
16 endmodule
17
18 //Addition = 5'b00011, Subtraction = 5'b00100, Multiplication = 5'b01110, Division = 5'b01111, Shift_right = 5'b00101, Shift_left = 5'b00110, Rotate_right = 5'b00111, Rotate_l
19 //Logical_AND = 5'b01001, Logical_OR = 5'b01010, Negate = 5'b10000, Not = 5'b10001
```

Figure 33: Testbench used to test the ALU

## Datapath Testbench (datapath\_tb)

```

1  timescale 1ns / 10ps
2
3  module datapath_tb;
4      reg      PCout, ZHighout, ZLowout, HIout, LOout, InPortout, Cout, MDRout, R2out, R4out; // add any other signals to see in your simulation
5      reg      MARin, PCin, MDRin, IRin, Yin, Read, IncPC;
6      reg      [4:0] opCode;
7      reg      R5in, R2in, R4in, HIin, LOin, ZHighIn, Cin, ZLowIn, Clock, Clear;
8      reg      [31:0] Mdatain;
9      reg      branch_flag;
10
11  parameter    Default = 4'b0000, Reg_load1a= 4'b0001, Reg_load1b= 4'b0010,
12               Reg_load2a = 4'b0011, Reg_load2b = 4'b0100, Reg_load3a = 4'b0101,
13               Reg_load3b = 4'b0110, T0= 4'b0111, T1= 4'b1000, T2= 4'b1001, T3= 4'b1010, T4= 4'b1011, T5= 4'b1100;
14  reg      [3:0] Present_state = Default;
15
16  datapath DUT(
17      .PCout(PCout), .ZHighout(ZHighout), .ZLowout(ZLowout), .HIout(HIout),
18      .LOout(LOout), .InPortout(InPortout), .Cout(Cout), .MDRout(MDRout),
19      .R2out(R2out), .R4out(R4out), .MARin(MARin), .PCin(PCin), .MDRin(MDRin),
20      .IRin(IRin), .Yin(Yin), .IncPC(IncPC), .Read(Read), .operation(opCode),
21      .R5in(R5in), .R2in(R2in), .R4in(R4in), .clk(Clock), .Mdatain(Mdatain),
22      .clr(Clear), .HIin(HIin), .LOin(LOin), .ZHighIn(ZHighIn), .ZLowIn(ZLowIn),
23      .Cin(Cin), .branch_flag(branch_flag)
24  );
25  // add test logic here
26
27  initial
28      begin
29          Clear = 0;
30          Clock = 0;
31          forever #10 Clock = ~ Clock;
32      end
33
34  always @(posedge Clock) // finite state machine; if clock rising-edge
35      begin
36          case (Present_state)
37              Default      :      #40 Present_state = Reg_load1a;
38              Reg_load1a   :      #40 Present_state = Reg_load1b;
39              Reg_load1b   :      #40 Present_state = Reg_load2a;
40              Reg_load2a   :      #40 Present_state = Reg_load2b;
41              Reg_load2b   :      #40 Present_state = Reg_load3a;
42              Reg_load3a   :      #40 Present_state = Reg_load3b;
43              Reg_load3b   :      #40 Present_state = T0;
44              T0           :      #40 Present_state = T1;
45              T1           :      #40 Present_state = T2;
46              T2           :      #40 Present_state = T3;
47              T3           :      #40 Present_state = T4;
48              T4           :      #40 Present_state = T5;
49          endcase
50      end
51
52  always @(Present_state) // do the required job in each state
53      begin
54          case (Present_state) // assert the required signals in each clock cycle
55              Default: begin
56                  PCout <= 0; ZLowout <= 0; ZHighout <= 0; MDRout <= 0; // initialize the signals
57                  R2out <= 0; R4out <= 0; MARin <= 0; ZLowIn <= 0;
58                  PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
59                  IncPC <= 0; Read <= 0; opCode <= 5'b00000; branch_flag <= 0;
60                  HIout <= 0; LOout <= 0; InPortout <= 0; Cout <= 0;
61                  R5in <= 0; R2in <= 0; R4in <= 0; Mdatain <= 32'h00000000;
62              end

```

Figure 33: part 1/2 of datapath testbench code

```

63     Reg_load1a: begin
64         Mdatain<= 32'h00000022;
65         Read = 0; MDRIn = 0;    //the first zero is there for completeness
66         #10 Read <= 1; MDRIn <= 1;
67         #15 Read <= 0; MDRIn <= 0;
68     end
69     Reg_load1b: begin
70         #10 MDRout<= 1; R2in <= 1;
71         #15 MDRout<= 0; R2in <= 0;    // initialize R2 with the value $22
72     end
73     Reg_load2a: begin
74         Mdatain <= 32'h00000011;
75         #10 Read <= 1; MDRIn <= 1;
76         #15 Read <= 0; MDRIn <= 0;
77     end
78     Reg_load2b: begin
79         #10 MDRout<= 1; R4in <= 1;
80         #15 MDRout<= 0; R4in <= 0;    // initialize R4 with the value $10
81     end
82     Reg_load3a: begin
83         Mdatain <= 32'h00000026;
84         #10 Read <= 1; MDRIn <= 1;
85         #15 Read <= 0; MDRIn <= 0;
86     end
87     Reg_load3b: begin
88         #10 MDRout<= 1; R5in <= 1;
89         #15 MDRout<= 0; R5in <= 0; // initialize R5 with the value $26
90     end
91
92     T0: begin//see if you need to de-assert these signals
93         PCout<= 1; MARin <= 1; IncPC <= 1; ZLowIn <= 1;
94     end
95     T1: begin    //hold value of Mdatain in MDR
96         Mdatain <= 32'h4A920000;
97         Read <= 1; MDRIn <= 1;
98         ZLowout<= 1; PCin <= 1;
99     end
100
101     T2: begin
102         MDRout<= 1; IRin <= 1;
103     end
104     T3: begin
105         R2out<= 1; Vin <= 1;
106     end
107     T4: begin
108         Vin <= 0; R2out <= 0; R4out<= 1; opCode <= 5'b01111; ZLowIn <= 1;
109     end
110     T5: begin
111         R4out <= 0; ZLowout<= 1; R5in <= 1; LOin <= 1;
112         // #10 ZHighout <= 1; ZLowout<= 0; HIin <= 1; LOin <= 0;
113     end
114 endcase
115 end
116 endmodule
117
118 //Addition = 5'b00011, Subtraction = 5'b00100, Multiplication = 5'b01110, Division = 5'b01111, Shift_right = 5'b00101, Shift_left = 5'b00110, Rotate_right = 5'b00111, Rotate_l
119 //Logical_AND = 5'b01001, Logical_OR = 5'b01010, Negate = 5'b10000, Not = 5'b10001

```

Figure 34: part 2/2 of datapath testbench code