#### Simulation Screenshots

Figure 1 displays the output produced using the datapath testbench that uses the datapath module to preform operations. The group struggled to display the register values and operation behaviour through this module. To display the correct functionality of the ALU operations, the ALU testbench, as seen in Figure 33, was used to produce simulated results shown in Figure 2 to Figure 13.




Figure 1: The datapath testbench output

### Logical AND




Figure 2: Signals for the logical and operation, a and b, with the corresponding output signal, 'out'

#### Logical OR




Figure 3: Signals for the logical or operation, a or b, with the corresponding output signal, 'out'

#### Add (ADD)




Figure 34:Ssignals for the addition operation, a + b, with the corresponding output signal, 'out'

#### Subtract (SUB)




Figure 5: Signals for the subtract operation, a - b with the corresponding output signal, 'out'

#### Multiply (MUL)




Figure 6: Signals for the multiplication operation, a \* b, with the corresponding output signal, 'out'

#### Division (DIV)




Figure 7: Signals for the division operation, a / b with the corresponding output signal, 'out'

#### Shift Right (SHR)




Figure 8: Signals for the shift right operation, a shifted right with the corresponding output signal, 'out'

#### Shift Left (SHL)




Figure 9: Signals for the shift left operation, a shifted left with the corresponding output signal, 'out'

#### Rotate Right (ROR)




Figure 10: Signals for the rotate right operation, a rotated right with the corresponding output signal, 'out'

#### Rotate Left (ROL)




Figure 11: Signals for the rotate left operation, a rotating left with the corresponding output signal, 'out'

#### Negate (NEG)




Figure 12: Signals for the negate operation, negating a with the corresponding output signal, 'out'

#### Logical NOT




Figure 13: Signals for the logical not operation, not a, with the corresponding output signal, 'out'

## **HDL** Code

```
module subtract(input [31:0]in1, in2, output [31:0]out);

assign out = in1 - in2;

endmodule
```

Figure 14: ALU subtract operation

```
module add(input [31:0] in1, in2, output out);
    assign out = in1 + in2;
    end module
```

Figure 15: ALU addition operation

Figure 16:ALU rotate left and right operations

```
1    `timescale 1ns / 1ps
2
3    module negate(input [31:0]in, output [31:0]out);
4
5    assign out = (~in)+1;
6
7    endmodule
8
```

Figure 17: ALU negate operation

```
1    `timescale 1ns / 1ps
2
3    module logicalOr(input [31:0] in2, in1, output [31:0]out);
4
5    assign out = in1 | in2;
6
7    endmodule
```

Figure 18: ALU logical or operation

```
1  `timescale 1ns / 1ps
2
3  module logicalNot(input [31:0]in, output [31:0]out);
4
5  assign out = ~in;
6
7  endmodule
```

Figure 19: ALU logical not operation

```
1    `timescale 1ns / 1ps
2
3    module logicalAnd(input [31:0] in2, in1, output [31:0]out);
4
5    assign out = in1 & in2;
6
7    endmodule
```

Figure 20: ALU logical and operation

```
1  `timescale 1ns / 1ps
2
3  module shift_L(input [31:0]in, output [31:0]shifted);
4  assign shifted = in << 1;
5
6  endmodule</pre>
```

Figure 21: ALU shift left operation

```
1  `timescale 1ns / 1ps
2
3  module shift_R(input [31:0]in, output [31:0]shifted);
4  assign shifted = in >> 32'b1;
5
6  endmodule
7
```

Figure 22: ALU shift right operation

```
timescale 1ns / 1ps
module divide(input [31:0] dividend, divisor, output reg [31:0] quotient);
   reg [31:0] m, q;
   reg [32:0] a;
   integer i;
   always @ (*)
       begin
       q = dividend;
      m = divisor;
       for(i = 0; i < 32; i = i+1)
          a = {a[30:0], q[31]};
          q[31:1] = q[30:0];
           if(a[31] == 1)
           begin
               q[0] = 0;
           begin
            q[0] = 1;
       quotient = q;
endmodule
```

Figure 23: Division algorithm

```
module multiply(input signed [31:0] x, y, output[63:0] out);
    reg [2:0] combBits [15:0];
    reg signed [32:0] pProd [15:0];
    reg signed [63:0] shiftedPProd [15:0];
         reg signed [63:0] sumPProd;
         wire signed[32:0] negX;
         integer i, j;
         assign negX = -X;
         always @ (x or y or negX)
   begin
        combBits[0] = \{y[1], y[0], 1'b0\};
        for(i=1;i<16;i=i+1) begin
             combBits[i] = {y[2*i+1],y[2*i],y[2*i-1]};
        \textbf{for(i=0;i<16;i=i+1)begin} \ // \textbf{case} \ \textbf{check for which bit and whatnot}
            case(combBits[i])
                3'b001 , 3'b010 : pProd[i] = {x[31],x};
                3'b011 : pProd[i] = {x,1'b0};
                3'b100 : pProd[i] = {negX[31:0],1'b0};
                3'b101 , 3'b110 : pProd[i] = negX;
                default : pProd[i] = 0;
            shiftedPProd[i] = pProd[i] \leftrightarrow (2*i); //sign extension
       sumPProd = shiftedPProd[0];
        for(i=1;i<16;i=i+1) begin //add product to tot.</pre>
            sumPProd = sumPProd + shiftedPProd[i];
    assign out = sumPProd; //after all shifts adne verythig is done, send it out
endmodule
```

Figure 24: Booth's Algorithm for multiplication

```
`timescale 1ns/10ps
module encoder_32_5(
        input wire [31:0] encIn,
        output reg [4:0] encOut
        always@(encIn) begin
                case (encIn)
                        32'h00000001 : encOut <= 5'd0;
                        32'h00000002 : encOut <= 5'd1;
                        32'h00000004 : encOut <= 5'd2;
                        32'h00000008 : encOut <= 5'd3;
                        32'h00000010 : encOut <= 5'd4;
                        32'h00000020 : encOut <= 5'd5;
                        32'h00000040 : encOut <= 5'd6;
                        32'h00000080 : encOut <= 5'd7;
                        32'h00000100 : encOut <= 5'd8;
                        32'h00000200 : encOut <= 5'd9;
                        32'h00000400 : encOut <= 5'd10;
                        32'h00000800 : encOut <= 5'd11;
                        32'h00001000 : encOut <= 5'd12;
                        32'h00002000 : encOut <= 5'd13;
                        32'h00004000 : encOut <= 5'd14;
                        32'h00008000 : encOut <= 5'd15;
                        32'h00010000 : encOut <= 5'd16;
                        32'h00020000 : encOut <= 5'd17;
                        32'h00040000 : encOut <= 5'd18;
                        32'h00080000 : encOut <= 5'd19;
                        32'h00100000 : encOut <= 5'd20;
                        32'h00200000 : encOut <= 5'd21;
                        32'h00400000 : encOut <= 5'd22;
                        32'h00800000 : encOut <= 5'd23;
                                default : encOut <= 5'd31;  //11111 means no acceptable input</pre>
                endcase
endmodule
```

Figure 25: 32:5 encoder

```
module MDRreg (clr, clk, enable, Mdatain, BusMuxOut, read, MDRout);
        input clr, clk, enable, read;
        input [31:0] Mdatain, BusMuxOut;
        output [31:0] MDRout;
        wire [31:0] MDRin;
        mux_2_1 MDMux (Mdatain, BusMuxOut, read, MDRin);
        Reg32 regMDR (clr, clk, enable, MDRin, MDRout);
endmodule
module Reg32(
        input clr, clk, enable,
        input [31:0] D,
        output reg [31:0] Q
        always@(posedge clk)
        begin
                if (clr)
                        Q = 0;
                else if(enable)
                                       //if enable is 1 and clr is 0, Q=D
                        Q = D;
        end
endmodule
```

Figure 26: MDR and 32-bit register

Figure 27: 2:1 multiplexer

```
timescale 1ns/10ps
module mux_32_1(
        //Data from general purpose registers
         input [31:0] BusMuxIn_R0,
         input [31:0] BusMuxIn_R1,
         input [31:0] BusMuxIn_R2,
         input [31:0] BusMuxIn_R3,
        input [31:0] BusMuxIn_R4,
input [31:0] BusMuxIn_R5,
input [31:0] BusMuxIn_R6,
        input [31:0] BusMuxIn_R7,
input [31:0] BusMuxIn_R8,
input [31:0] BusMuxIn_R9,
        input [31:0] BusMuxIn_R10,
input [31:0] BusMuxIn_R11,
input [31:0] BusMuxIn_R12,
        input [31:0] BusMuxIn_R13,
input [31:0] BusMuxIn_R14,
input [31:0] BusMuxIn_R15,
         input [31:0] BusMuxIn_HI,
        input [31:0] BusMuxIn_LO,
        input [31:0] BusMuxIn_Z_high,
input [31:0] BusMuxIn_Z_low,
         input [31:0] BusMuxIn_PC,
        input [31:0] BusMuxIn_MDR,
input [31:0] BusMuxIn_InPort,
         input [31:0] C_sign_extended,
         output reg [31:0] BusMuxOut,
         input wire [4:8] select
always@(*) begin
        case(select)
         5'd0 : BusMuxOut <= BusMuxIn_R0[31:0];
         5'd1 : BusMuxOut <= BusMuxIn_R1[31:8];
         5'd2 : BusMuxOut <= BusMuxIn_R2[31:0];
         5'd3 : BusMuxOut <= BusMuxIn_R3[31:0];
                  5'd4 : BusMuxOut <= BusMuxIn_R4[31:0];
         5'd5 : BusMuxOut <- BusMuxIn_R5[31:0];
          5'd6 : BusMuxOut <= BusMuxIn_R6[31:8];
         5'd7 : BusMuxOut <= BusMuxIn_R7[31:0];
                  5'd8 : BusMuxOut <= BusMuxIn_R8[31:0];
         5'd9 : BusMuxOut <= BusMuxIn_R9[31:0];
         5'd10: BusMuxOut <= BusMuxIn_R10[31:0];
         5'd11: BusMuxOut <= BusMuxIn_R11[31:0];
                  5'd12: BusMuxOut <= BusMuxIn_R12[31:0];
         5'd13: BusMuxOut <= BusMuxIn_R13[31:0];
         5'd14: BusMuxOut <- BusMuxIn_R14[31:8];
         5'd15: BusMuxOut <= BusMuxIn_R15[31:8];
                  5'd16: BusMuxOut <= BusMuxIn_HI[31:0];
         5'd17: BusMuxOut <= BusMuxIn_LO[31:0];
         5'd18: BusMuxOut <= BusMuxIn_Z_high[31:0];
          5'd19: BusMuxOut <- BusMuxIn_Z_low[31:0];
                  5'd20: BusMuxOut <= BusMuxIn_PC[31:0];
         5'd21: BusMuxOut <- BusMuxIn_MDR[31:0];
          5'd22: BusMuxOut <= BusMuxIn_InPort[31:0];
         5'd23: BusMuxOut <= C_sign_extended[31:0];
        default: BusMuxOut <= 32'd0;
```

Figure 28: 31:1 multiplexer

```
input brn_flag,
input wire [31:0] RA,
input wire [31:0] RB,
           input wire [4:8] opcode,
           output reg [63:0] RC
parameter Addition - 5'b80811, Subtraction - 5'b80808, Multiplication - 5'b81118, Division - 5'b81111, Shift_right - 5'b8081, Shift_left - 5'b80818, Rotate_right - 5'b80811, Logical_ANO - 5'b81081, Logical_OR - 5'b81081, Negate - 5'b10000, Not - 5'b10001, addi - 5'b81011, andi - 5'b81000, ori - 5'b81101, ldw - 5'b
                                               branch - 5'bleele, jr - 5'bleel, jal - 5'bleee, mfhi - 5'bleel, mflo - 5'bleee, in - 5'bleel, out - 5'bleele, nop - 5'bleee, halt - 5'b
          wire [31:0] shr_out, shl_out, lor_out, land_out, neg_out, not_out, adder_sum, adder_cout, sub_diff, sub_cout, rol_out, ror_out;
           wire [63:0] mul_out, div_out;
           always @(*)
                                case (opcode)
                                                      RC[31:0] <= adder_sum[31:0];
RC[63:32] <= 32'd0;
                                           Subtraction: begin

RC[31:0] <= sub_diff[31:0];

RC[63:32] <= 32'd0;
                                           Logical_OR, ori: begin

RC[31:0] <- lor_out[31:0];

RC[63:32] <- 32'd0;
                                           Logical_AND, andi: begin

RC[31:0] <= land_out[31:0];

RC[63:32] <= 32'd0;
                                           Negate: begin

RC[31:0] <- neg_out[31:0];

RC[63:32] <- 32'd0;
                                            Not: begin
                                                      RC[31:0] <= not_out[31:0];
RC[63:32] <= 32'd0;
                                           Shift_right: begin

RC[31:0] <= shr_out[31:0];

RC[63:32] <= 32'd0;
                                                      RC[31:0] <= shl_out[31:0];</pre>
```

Figure 29: Part 1/2 of the ALU code

```
Rotate_left: begin
                                 RC[31:0] <= rol_out[31:0];</pre>
                                 RC[63:32] <= 32'd0;
                        Multiplication: begin
                                 RC[63:32] <= -mul_out[63:32];
                                 RC[31:0] <= mul_out[31:0];</pre>
                        Division: begin
                                 RC[63:0] <- div_out[63:0];
                         ldw, ldwi, stw, addi: begin
                                 RC[31:0] <= adder_sum[31:0];</pre>
                                 RC[63:32] <= 32'd0;
                        branch: begin
                                 if(brn_flag--1) begin
RC[31:0] <- adder_sum[31:0];
                                         RC[63:32] <= 32'd8;
                                 end
                                 else begin
                                         RC[31:0] <- RA[31:0];
                                         RC[63:32] <= 32'd0;
                         end
                         halt: begin
                         end
                        nop: begin
                         default: begin
                                 RC[63:0] - 64'd0;
                endcase
add adder(.Ra(RA), .Rb(RB),.cin({1'dB}),.sum(adder_sum),.cout(adder_cout));
logicalAnd land(RA,RB,land_out);
logicalOr lor(RA,RB,lor_out);
subtract subtractor(RA, RB, sub_diff);
multiply mul(RA,RB,mul_out);
logicalNot not_module(RB,not_out);
rotate_R ror_op(RA,ror_out);
rotate_L rol_op(RA ,rol_out);
shift_L shl(RA,shl_out);
shift_R shr(RA,shr_out);
negate neg(RA,neg_out);
divide_32 div(RA,RB, div_out);
```

Figure 30: Part 2/2 of the ALU code

```
input PCout, ZMighout, ZLowout, HIout, LOout, InPortout, Cout, input NDRout, RZout, RAout, MARin, PCin, MORin, IRin, Yin, IncPC, Read, //signals for encoder
input [4:0] operation,
input [4:0] operation,
input [4:0] operation,
input [4:0] Mdatain,
input [31:0] Mdatain,
input [4:1, HIin, LOin, ZHIin, ZLOin, Cin, branch_flag
reg [15:0] enableReg;
reg [15:0] Rout;
                                                                                                                                       //chooses which register to read from
                Rout = 16'b0;
                 enableReg = 16'b0;
                 always@(*)begi
                                  enableReg[2] <= R2in;</pre>
                                 enableReg[4] <= R4in;
enableReg[5] <= R5in;
                                  Rout[13] <= R2out;
                                  Rout[14] <= R4out;
wire [31:8] BusMuxIn_IR, BusMuxIn_Y, C_sign_extend, BusMuxIn_InPort,BusMuxIn_MDR,BusMuxIn_PC,BusMuxIn_ZLO, BusMuxIn_ZHI, BusMuxIn_LO, BusMuxIn_HI;
wire [31:0] BusMuxIn_R15, BusMuxIn_R14, BusMuxIn_R13, BusMuxIn_R12, BusMuxIn_R11, BusMuxIn_R10, BusMuxIn_R9, BusMuxIn_R8, BusMuxIn_R7, BusMuxIn_R6, BusMuxIn_R5, BusMuxIn_R5, BusMuxIn_R6, BusMuxIn_R7, 
 wire [31:0] bus_signal, C_data_out;
wire [31:0] BusMuxOut;
Reg32 r0(clr,clk,enableReg[0],BusMuxOut,BusMuxIn_R0);
Reg32 r1(clr,clk,enableReg[1],BusMuxOut,BusMuxIn_R1);
Reg32 r2(clr,clk,enableReg[2],BusMuxOut,BusMuxIn_R2);
Reg32 r3(clr,clk,enableReg[3],BusMuxOut,BusMuxIn_R3);
Reg32 r4(clr,clk,enableReg[4],BusMuxOut,BusMuxIn_R4);
Reg32 r5(clr,clk,enableReg[5],BusMuxOut,BusMuxIn_R5);
Reg32 r6(clr,clk,enableReg[6],BusMuxOut,BusMuxIn_R6);
Reg32 r7(clr,clk,enableReg[7],BusMuxOut,BusMuxIn_R7);
Reg32 r8(clr,clk,enableReg[8],BusMuxOut,BusMuxIn_R8);
Reg32 r9(clr,clk,enableReg[9],BusMuxOut,BusMuxIn_R9);
Reg32 r10(clr,clk,enableReg[10],BusMuxOut,BusMuxIn_R10);
Reg32 r11(clr,clk,enableReg[11],BusMuxOut,BusMuxIn_R11);
Reg32 r12(clr,clk,enableReg[12],BusMuxOut,BusMuxIn_R12);
Reg32 r13(clr,clk,enableReg[13],BusMuxOut,BusMuxIn_R13);
Reg32 r14(clr,clk,enableReg[14],BusMuxOut,BusMuxIn_R14);
Reg32 r15(clr,clk,enableReg[15],BusMuxOut,BusMuxIn_R15);
Reg32 PC(clr,clk,PCin,BusMuxOut,BusMuxIn_PC);
Reg32 Y(clr,clk,Yin,BusMuxOut,BusMuxIn_Y);
Reg32 Z_HI(clr,clk,ZHIin,C_data_out,BusMuxIn_ZHI);
Reg32 Z_LO(clr,clk,ZLOin,C_data_out,BusMuxIn_ZLO);
Reg32 HI(clr,clk,HIin,BusMuxOut,BusMuxIn_HI);
```

Figure 31: part 1/2 of datapath code

```
Reg32 LO(clr,clk,LOin,BusMuxOut,BusMuxIn_LO);
Reg32 IR(clr,clk,IRin,BusMuxOut,BusMuxIn_IR);
MDRreg MDR(clr, clk, MDRin, Mdatain, BusMuxOut, Read, BusMuxIn_MDR);
//MAR unit will be added here
//memoryRam stuff
wire [4:0] encoderOut;
encoder_32_5 regEncoder({{8{1'b0}}},Cout,InPortout,MDRout,PCout,ZLowout,ZHighout,LOout,HIout,Rout}, encoderOut);
mux_32_1 busMux(
                .BusMuxIn_R0(BusMuxIn_R0),
                .BusMuxIn R1(BusMuxIn R1),
                .BusMuxIn_R2(BusMuxIn_R2),
                .BusMuxIn_R3(BusMuxIn_R3),
                .BusMuxIn_R4(BusMuxIn_R4),
                .BusMuxIn_R5(BusMuxIn_R5),
                .BusMuxIn_R6(BusMuxIn_R6),
                .BusMuxIn_R7(BusMuxIn_R7),
                .BusMuxIn_R8(BusMuxIn_R8),
                .BusMuxIn_R9(BusMuxIn_R9),
                .BusMuxIn_R10(BusMuxIn_R10),
                .BusMuxIn_R11(BusMuxIn_R11),
                .BusMuxIn_R12(BusMuxIn_R12),
                .BusMuxIn_R13(BusMuxIn_R13),
                .BusMuxIn_R14(BusMuxIn_R14),
                .BusMuxIn_R15(BusMuxIn_R15),
                .BusMuxIn_HI(BusMuxIn_HI),
                .BusMuxIn_LO(BusMuxIn_LO),
                .BusMuxIn_Z_high(BusMuxIn_ZHI),
                .BusMuxIn_Z_low(BusMuxIn_ZLO),
                .BusMuxIn_PC(BusMuxIn_PC),
                .BusMuxIn_MDR(BusMuxIn_MDR),
                .BusMuxIn_InPort(BusMuxIn_InPort),
                .C_sign_extended(C_sign_extend),
                .BusMuxOut(BusMuxOut),
                .select(encoderOut)
alu the_alu(
        .RA(BusMuxOut),
        .RB(BusMuxOut),
        .opcode(operation),
        .brn_flag(branch_flag),
        .RC(C_data_out)
```

Figure 32: part 2/2 of datapath code

## **Test Benches**

# ALU Testbench (alu\_tb)

```
'timescale ins/18ps

module alu_tb;

reg [31:0] alu_in_a, alu_in_b, brn_flag;

reg [4:0] op_code;

wire [63:0] alu_out;

initial

begin

brn_flag <= 0;

alu_in_a <= 32'd10;

alu_in_b <= 32'd2;

#300 op_code <= 5'b10001;

end

alu alu_unit(brn_flag, alu_in_a, alu_in_b, op_code, alu_out);

endmodule

endmodule

//Addition = 5'b00011, Subtraction = 5'b00100, Multiplication = 5'b01110, Division = 5'b01111, Shift_right = 5'b00101, Shift_left = 5'b00110, Rotate_l

//Logical_AND = 5'b01001, Logical_DR = 5'b01010, Negate = 5'b10000, Not = 5'b10001
```

Figure 33: Testbench used to test the ALU

Datapath Testbench (datapath\_tb)

```
module datapath_tb;
              PCout, ZMighout, ZLowout, HIout, LOout, InPortout, Cout, MDRout, R2out, R4out;// add any other signals to see in your simulation
              MARin, PCin, MDRin, IRin, Yin, Read, IncPC;
              [4:0] opCode;
              R5in, R2in, R4in, HIin, L0in, ZHighIn, Cin, ZLowIn, Clock, Clear;
              [31:0] Mdatain;
   reg branch_flag;
               Default = 4'b0000, Reg_load1a= 4'b0001, Reg_load1b= 4'b0010,
                                     Reg_load2a = 4'b0011, Reg_load2b = 4'b0100, Reg_load3a = 4'b0101,
                                      Reg_load3b = 4'b0110, T0= 4'b0111, T1= 4'b1000,T2= 4'b1001, T3= 4'b1010, T4= 4'b1011, T5= 4'b1100;
reg [3:0] Present_state = Default;
        .PCout(PCout), .ZHighout(ZHighout), .ZLowout(ZLowout), .HIout(HIout),
       .LOout(LOout), .InPortout(InPortout), .Cout(Cout), .MDRout(MDRout),
        .R2out(R2out),.R4out(R4out), .MARin(MARin), .PCin(PCin), .MDRin(MDRin),
       .IRin(IRin), .Yin(Yin), .IncPC(IncPC),.Read(Read),.operation(opCode),
        .R5in(R5in), .R2in(R2in), .R4in(R4in), .clk(Clock), .Mdatain(Mdatain),
        .clr(Clear), .HIin(HIin), .LOin(LOin), .ZHIin(ZHighIn), .ZLOin(ZLowIn),
        .Cin(Cin), .branch_flag(branch_flag)
               forever #10 Clock = ~ Clock;
always @(posedge Clock)//finite state machine; if clock rising-edge
       case (Present_state)
              Default
                                            #40 Present_state = Reg_load1a;
                                            #40 Present_state = Reg_load1b;
              Reg_load1a
              Reg_load1b
                                            #40 Present_state = Reg_load2a;
              Reg_load2a
                                            #40 Present_state = Reg_load2b;
              Reg_load2b
                                            #40 Present_state = Reg_load3a;
              Reg_load3a
                                             #40 Present_state = Reg_load3b;
                                             #40 Present_state = T0;
               Reg_load3b
                                                            #40 Present_state = T1;
                                                            #40 Present_state = T2;
                                                            #40 Present_state = T4;
                                                            #40 Present_state = T5;
always @(Present_state)// do the required job ineach state
       case (Present_state)
               Default: begin
                                             R2out <= 0; R4out <= 0; MARin <= 0; ZLowIn <= 0; PCin <=0; MDRin <= 0; IRin <= 0; Yin <= 0;
                                              IncPC <= 0; Read <= 0; opCode <= 5'b00000; branch_flag <=0;
                                             HIout<=0; LOout<=0; InPortout<=0; Cout<=0;
                                             R5in <= 0; R2in <= 0; R4in <= 0; Mdatain <= 32'h00000000;
```

Figure 33: part 1/2 of datapath testbench code

```
Mdatain<= 32'h00000022;
                     Read = 0; MPRin = 0; //the first zero is there for completeness
#10 Read <- 1; MDRin <- 1;
#15 Read <- 0; MDRin <- 0;
 Reg_load1b: begin
                      #10 MDRout<= 1; R2in <= 1;
                      #15 MDRout<= 0; R2in <= 0; // initialize R2 with the value $22
end

Reg_load2a: begin

Mdatain <= 32'h00000011;
                     #10 Read <= 1; MDRin <= 1;
#15 Read <= 0; MDRin <= 0;
 Reg_load2b: begin
                     #10 MDRout<= 1; R4in <= 1;
                      #15 MDRout<= 0; R4in <= 0;
 Reg_load3a: begin
                      Mdatain <= 32'h00000026;
                     #10 Read <= 1; MDRin <= 1;
#15 Read <= 0; MDRin <= 0;
end

Reg_load3b: begin

#18 MDRout<= 1; RSin <= 1;

#15 MDRout<= 0; RSin <= 0;// initialize RS with the value $26
                     Mdatain <= 32'h4A920000;
                     Read <= 1; MDRin <= 1; ZLowout<= 1; PCin <= 1;
 end
T2: begin
                      MDRout<= 1; IRin <= 1;
                     R4out <=0; ZLowout<= 1; R5in <= 1; L0in <= 1;
//#10 ZHighout <= 1; ZLowout<= 0; HIin <= 1; L0in <= 0;
```

Figure 34: part 2/2 of datapath testbench code