Team Project

Digital Design

Team Name: Veri-cooked

Members: Ahmed Mahmoud Fathy

Omar Ahmed Gamal

Mohamed Abdou Ahmed

RTL Code:

SPI_Slave Code:

```
module SPI_Slave (MOSI,MISO,SS_n,clk,rst_n,rx_data,tx_data,rx_valid,tx_valid);
   parameter IDLE = 0;
   parameter CHK CMD = 1;
   parameter WRITE = 2;
   parameter READ DATA = 3;
   parameter READ_ADD = 4;
   reg [2:0] CS, NS;
   input MOSI;
   output reg MISO;
   input SS n,clk,rst n;
   input [7:0] tx_data;
   output reg [9:0] rx data;
   output reg rx valid;
   input tx valid;
   reg [3:0] counter = 0;
   reg wr or rd;
   reg [1:0] rx data MSB;
   reg [9:0] rx data in;
   reg [7:0] tx data out;
   reg shifter_loaded;
   always @(posedge clk) begin
       if (~rst n) begin
            rx data in <= 10'b0;
           rx valid <= 1'b0;
            counter <= 0;
            rx data <= 10'b0;
           MISO <= 1'b0;
           tx data out <= 8'b0;
            shifter loaded <= 1'b0;
       end else if (~SS n) begin
            if (counter == 0)
               wr or rd <= MOSI;
            else if (counter == 3) begin
                rx data MSB <= rx data in[1:0];</pre>
                rx data in <= {rx data in[8:0], MOSI};</pre>
```

```
end else
            rx data in <= {rx data in[8:0], MOSI};</pre>
        counter <= counter + 1;</pre>
        if (CS == READ DATA && tx valid) begin
            if (!shifter loaded) begin
                tx data out <= tx data;
                MISO <= tx data[7];
                 shifter loaded <= 1'b1;
            end else begin
                tx data out <= {tx data out[6:0], 1'b0};</pre>
                MISO <= tx data out[7];
            end
        end else if (CS != READ DATA) begin
            MISO <= 1'b0;
        end
    end else begin
        rx valid <= 1'b0;
        counter <= 0;
        shifter loaded <= 1'b0;
    if (counter == 11) begin
        counter <= 0;
        if (CS == WRITE | CS == READ ADD) begin
            rx data <= rx data in;</pre>
            rx_valid <= 1'b1;</pre>
        end
    end
end
```

```
// Current state logic
always @(posedge clk) begin
    if (~rst_n) begin
        CS <= IDLE;
    end else begin
        CS <= NS;
end
// Next state logic
always @ (*) begin
   NS = CS;
    case (CS)
    IDLE:
        if(~SS_n)
            NS = CHK_CMD;
        else
            NS = IDLE;
    CHK CMD:
        if (SS n)
            NS = IDLE;
        else if (counter > 3) begin
            if (wr or rd == 1'b0)
                NS = WRITE;
            else if (wr or rd == 1'b1 && rx data MSB == 2'b10)
                NS = READ ADD;
            else if (wr or rd == 1'b1 && rx data MSB == 2'b11)
                NS = READ_DATA;
            else
                NS = IDLE;
        end
        else
            NS = CHK\_CMD;
```

```
WRITE:
            if (SS_n)
                 NS = IDLE;
            else
                 NS = WRITE;
        READ ADD:
            if (SS_n)
                NS = IDLE;
            else
                 NS = READ ADD;
        READ DATA:
            if (SS n)
                 NS = IDLE;
            else
                 NS = READ DATA;
        default:
             NS = IDLE;
        endcase
    end
endmodule
```

RAM code:

```
module RAM (din,clk,rst n,rx valid,dout,tx valid);
parameter MEM DEPTH = 256;
parameter ADDR SIZE = 8;
input [9:0] din;
input clk,rst n,rx valid;
output reg [7:0] dout;
output reg tx valid;
reg [7:0] wr_addr,rd addr;
reg [7:0] mem [255:0];
always @(posedge clk) begin
    if (~rst n) begin
        dout <= 0;
        wr addr <=0;
        rd addr <=0;
    end else if (rx valid) begin
        case (din[9])
            1'b0: begin
                if (din[8] == 0)
                     wr addr <= din[7:0];
                 else
                     mem [wr addr] <= din[7:0];</pre>
            end
            1'b1: begin
               if (din[8] == 0)
                     rd addr <= din[7:0];
                 else
                     dout <= mem[rd addr];</pre>
                     tx valid <= 1'b1;
            end
        endcase
    end
end
endmodule
```

SPI_RAM_Wrapper code:

```
module SPI_RAM_wrapper (
    input
           MOSI,
    output MISO,
    input SS n,
    input clk,
    input rst n
);
   wire [9:0] rx data;
    wire
               rx valid;
   wire [7:0] tx data;
               tx valid;
    wire
    // Instantiate SPI Slave
    SPI Slave spi slave inst (
        .MOSI(MOSI),
        .MISO(MISO),
        .SS n(SS n),
        .clk(clk),
        .rst n(rst n),
        .rx data(rx data),
        .tx_data(tx_data),
        .rx valid(rx valid),
        .tx valid(tx valid)
    );
    RAM ram inst (
        .din(rx data),
        .clk(clk),
        .rst_n(rst_n),
        .rx valid(rx valid),
        .dout(tx_data),
        .tx valid(tx valid)
    );
endmodule
```

Testbench:

```
module SPI Slave tb;
    reg MOSI;
    reg SS n;
    reg clk;
    reg rst n;
    reg [7:0] tx data;
    reg tx valid;
    wire MISO;
    wire [9:0] rx data;
    wire rx valid;
    SPI Slave uut (
        .MOSI(MOSI),
        .MISO(MISO),
        .SS n(SS n),
        .clk(clk),
        .rst n(rst n),
        .rx data(rx data),
        .tx data(tx data),
        .rx valid(rx valid),
        .tx valid(tx valid)
    );
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    initial begin
        MOSI = 0;
        SS n = 1;
        rst n = 0;
        tx data = 8'hBE;
        tx valid = 0;
```

```
$display("--- Starting SPI Slave Test Bench (Original Code) ---");
#10 rst n = 1;
$display("Time: %0t, Reset de-asserted. Current State (CS): %0d", $time, uut.CS);
$display("\n--- Test Case: Write Address (0x0A) ---");
SS n = 0;
$display("Time: %0t, SS_n asserted. Starting Write Address command.", $time);
@(negedge clk) MOSI = 0;
@(negedge clk) MOSI = 1;
@(negedge clk) MOSI = 0;
@(negedge clk) MOSI = 1;
@(negedge clk) MOSI = 0;
@(negedge clk) MOSI = 0;
@(negedge clk) MOSI = 0;
#10 SS_n = 1;
$display("Time: %0t, SS_n de-asserted. Write Address Command finished.", $time);
$display("Time: %0t, rx_data: %b (Expected: 10'b0000010100), rx_valid: %b", $time, rx_data, rx_valid);
#20;
```

```
$display("\n--- Test Case: Write Data (0x6D) ---");
SS_n = 0;
$display("Time: %0t, SS_n asserted. Starting Write Data command.", $time);
@(\text{negedge } clk) \text{ MOSI } = 0;
@(negedge clk) MOSI = 0;
@(negedge clk) MOSI = 1;
@(negedge clk) MOSI = 1;
@(negedge clk) MOSI = 0;
@(negedge clk) MOSI = 1;
@(negedge clk) MOSI = 1;
@(negedge clk) MOSI = 0;
@(negedge clk) MOSI = 1;
@(negedge clk) MOSI = 0;
@(negedge clk) MOSI = 1;
#10 SS_n = 1;
$display("Time: %0t, SS_n de-asserted. Write Data Command finished.", $time);
$display("Time: %0t, rx_data: %b (Expected: 10'b0110110101), rx_valid: %b", $time, rx_data, rx_valid);
#20;
```

```
// 4. Read Address Command
 $display("\n--- Test Case: Read Address (0x2B) ---");
 SS n = 0;
 $display("Time: %0t, SS_n asserted. Starting Read Address command.", $time);
 @(negedge clk) MOSI = 1;
 @(negedge clk) MOSI = 1;
 @(negedge clk) MOSI = 0;
 @(negedge clk) MOSI = 1;
 @(negedge clk) MOSI = 0;
 @(negedge clk) MOSI = 1;
 @(negedge clk) MOSI = 0;
 @(negedge clk) MOSI = 1;
 @(negedge clk) MOSI = 1;
 @(negedge clk) MOSI = 1;
 @(negedge clk) MOSI = 0;
 #10 SS_n = 1;
 $display("Time: %0t, SS_n de-asserted. Read Address Command finished.", $time);
 $display("Time: %0t, rx data: %b (Expected: 10'b0010101110), rx valid: %b", $time, rx data, rx valid);
      // 5. Read Data Command
      $display("\n--- Test Case: Read Data (Slave outputs 0xBE) ---");
      SS n = 0;
      $display("Time: %0t, SS n asserted. Starting Read Data command.", $time);
      @(negedge clk) MOSI = 1;
      @(negedge clk) MOSI = 1;
      @(negedge clk) MOSI = 1;
      @(negedge clk) MOSI = 0;
      @(negedge clk) MOSI = 1;
      @(negedge clk) MOSI = 1;
      #5;
      tx valid = 1;
      $display("Time: %0t, tx valid asserted. Slave should start sending data on MISO.", $time);
      repeat (8) @(negedge clk) $display("Time: %0t, MISO: %b", $time, MISO);
      #10 tx valid = 0;
      #10 SS n = 1;
      $display("Time: %0t, SS n de-asserted. Read Data Command finished.", $time);
      $display("Time: %0t, rx data: %b, rx valid: %b", $time, rx data, rx valid);
      #20;
      $display("\n--- Test Bench Finished ---");
      $stop;
   $monitor("Time: %0t, CS: %0d, NS: %2d, MOSI: %5, MISO: %5, SS_n: %5, rst_n: %5, rounter: %0d, wr_or_rd: %5, rx_data_MS0: %5, rx_data_in: %5, rx_data_in: %5, rx_data: %5, rx_valid: %5, tx_data: %5, tx_data: %6, tx_data: %6, tx_data: %7, tx_valid: %6, tx_data: %6, tx_data: %7, tx_valid: %6, tx_data: %7, tx_valid: %6, tx_data: %7, tx_valid: %6, tx_data: %7, tx_valid: %7, tx_data: %7, tx_data: %7, tx_valid: %7, tx_valid: %7, tx_data: %7, tx_data: %7, tx_valid: %7, tx_data: %7, tx_data: %7, tx_valid: %7, tx_data: %7,
```

```
initial begin


| Smonitor("Time: %0t, CS: %0d, NS: %0d, MOSI: %b, MISO: %b, SS_n: %b, rst_n: %b, rounter: %0d, wr_or_rd: %b, rx_data_MSB: %b, rx_data_in: %b, rx_data: %b, rx_valid: %b, tx_data: %h, tx_valid: %b", |
| Stime, uut.CS, uut.NS, MOSI, MISO, SS_n, rst_n, uut.counter, uut.wr_or_rd, uut.rx_data_MSB, uut.rx_data_in, rx_data, rx_valid, tx_data, tx_valid);
end
endmodule
```

DO File:

```
vlib work
vlog SPI_Slave.v SPI_Slave_tb.v
vsim -voptargs=+acc work.SPI_Slave_tb
add wave *
run -all
#quit -sim
```


Test 1:

Case1: write address




```
# --- Test Case: Write Address (0x0A) ---
# Tine: 30, SS_n asserted. Starting Write Address command.
# Tine: 30, CS: 0, NS: 1, MSI: 0, MSSI: 0, NSSI: 0, Test. 1, counter: 0, wr_or_rd: x, rx_data_MSB: xx, rx_data_in: 0000000000, rx_data: 0000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 45, CS: 1, NS: 1, MSSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 1, wr_or_rd: 0, rx_data_MSB: xx, rx_data_in: 000000000, rx_data: 0000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 45, CS: 1, NS: 1, MSSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 2, wr_or_rd: 0, rx_data_MSB: xx, rx_data_in: 0000000000, rx_data: 0000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 55, CS: 1, NS: 2, MSSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 3, wr_or_rd: 0, rx_data_MSB: xx, rx_data_in: 0000000000, rx_data: 0000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 55, CS: 1, NS: 2, MSSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 3, wr_or_rd: 0, rx_data_MSB: xx, rx_data_in: 0000000000, rd_data: 0000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 55, CS: 1, NS: 2, MSSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 5, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 0000000000, rd_data: 0000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 80, CS: 2, NS: 2, MSSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 5, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 0000000000, rx_data: 0000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 80, CS: 2, NS: 2, MSSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 5, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 0000000000, rx_data: 000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 80, CS: 2, NS: 2, MSSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 6, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 0000000001, rx_data: 000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 80, CS: 2, NS: 2, MSSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 6, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 0000000001, rx_data: 000000000, rx_valid: 0, tx_data: be, tx_valid: 0
# Tine: 100, CS: 2, NS: 2, MSSI: 0, MSSI: 0, MSSI: 0, MSSI: 0, MSSI: 0,
```

Case2: write data



```
# --- Test Case: Write Data (0x6D) ---
# Time: 160, SS_n asserted. Starting Write Data command.
# Time: 160, SS_n asserted. Starting Write Data command.
# Time: 160, CS: 0, NS: 1, NOSI: 0, NISO: 0, SS_n: 0, rst_n: 1, counter: 0, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 0000101000, rx_data: 0000101000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 175, CS: 1, NS: 1, MOSI: 0, HISO: 0, SS_n: 0, rst_n: 1, counter: 2, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 000101000, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 185, CS: 1, NS: 1, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 2, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 000101000, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 185, CS: 1, NS: 1, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 2, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 000101000, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 185, CS: 1, NS: 1, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 3, wr_or_rd: 0, rx_data_MSB: 00, rx_data_in: 001010000, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 195, CS: 1, NS: 2, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 4, wr_or_rd: 0, rx_data_MSB: 01, rx_data_in: 0101000011, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 205, CS: 2, NS: 2, MOSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 4, wr_or_rd: 0, rx_data_MSB: 01, rx_data_in: 0101000011, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 210, CS: 2, NS: 2, MOSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 5, wr_or_rd: 0, rx_data_MSB: 01, rx_data_in: 010000101, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 210, CS: 2, NS: 2, MOSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 7, wr_or_rd: 0, rx_data_MSB: 01, rx_data_in: 1000001101, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 225, CS: 2, NS: 2, MOSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 7, wr_or_rd: 0, rx_data_MSB: 01, rx_data_in: 0000011011, rx_data: 000011000, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 240, CS:
```


Case3: read address



```
--- Test Case: Read Address (0x2B) ---
  Time: 290, SS_n asserted. Starting Read Address command.
# Time: 290, CS: 0, NS: 1, MOSI: 1, MISO: 0, SS n: 0, rst n: 1, counter: 0, wr or rd: 0, rx data MSB: 01, rx data in: 0110110101, rx data: 0110110101, rx valid: 0, tx data: be, tx valid: 0
# Time: 295, CS: 1, NS: 1, MOSI: 1, MISO: 0, SS n: 0, rst n: 1, counter: 1, wr or rd: 1, rx data MSB: 01, rx data in: 0110110101, rx data: 0110110101, rx valid: 0, tx data: be, tx valid: 0
  Time: 305, CS: 1, NS: 1, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 2, wr_or_rd: 1, rx_data_MSB: 01, rx_data_in: 1101101011, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
  Time: 310, CS: 1, MS: 1, MOSI: 0, MISO: 0, SS n: 0, rst n: 1, counter: 2, wr or rd: 1, rm data MSB: 01, rm data in: 1101101011, rm data: 0110110101, rm valid: 0, tm data: be, tm valid: 0
  Time: 315, CS: 1, NS: 1, MOSI: 0, MISO: 0, SS_n: 0, rst_n: 1,
                                                                                                   counter: 3, wr_or_rd: 1, rx_data_MSB: 01, rx_data_in: 1011010110, rx_data: 0110110101, rx_valid:
                                                                                                                                                                                                                                                             tx_data: be, tx_valid:
  Time: 320, CS: 1, MS: 1, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 3, wr_or_rd: 1, rx_data_MSB: 01, rx_data_in: 1011010110, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
Time: 325, CS: 1, MS: 4, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 4, wr_or_rd: 1, rx_data_MSB: 10, rx_data_in: 0110101101, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
  Time: 330, CS: 1, NS: 4, MOSI: 0, MISO: 0, SS_n: 0, rst n: 1, counter: 4, wr or rd: 1, rx data MSB: 10, rx data in: 0110101101, rx data: 0110110101, rx valid: 0, tx data: be, tx valid: Time: 335, CS: 4, NS: 4, MOSI: 0, MISO: 0, SS_n: 0, rst n: 1, counter: 5, wr or rd: 1, rx data MSB: 10, rx data in: 1101011010, rx data: 0110110101, rx valid: 0, tx data: be, tx valid:
                                                                                                                                                                                                                                                             tx_data: be, tx_valid: 0
  Time: 340, CS: 4, NS: 4, MSOI: 1, MISO: 0, SSn: 0, rstn: 1, counter: 5, wrorrd: 1, rx data MSB: 10, rx data in: 1101011010, rx data: 0110110101, rx valid:
                                                                                                                                                                                                                                                             tx_data: be, tx_valid:
  Time: 345, CS: 4, NS: 4, MOSI: 1, MISO: 0, SS n: 0, rst n: 1, counter: 6, wr or rd: 1, rx data MSB: 10, rx data in: 1010110101, rx data: 0110110101, rx valid: 0, tx data: be, tx valid: 0
Time: 350, CS: 4, NS: 4, MOSI: 0, MISO: 0, SS n: 0, rst n: 1, counter: 6, wr or rd: 1, rx data MSB: 10, rx data in: 1010110101, rx data: 0110110101, rx valid: 0, tx data: be, tx valid: 0
 Filme: 355, CS: 4, NS: 4, MOSI: 0, MISO: 0, SS:n: 0, rst[n: 1, counter: 7, wr]orrd: 1, rx]data_MSB: 10, rx]data_n: 0101101010, rx]data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
Filme: 360, CS: 4, NS: 4, MOSI: 1, MISO: 0, SS:n: 0, rst[n: 1, counter: 7, wr]orrd: 1, rx_data_MSB: 10, rx_data_in: 0101101010, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
  Time: 365, CS: 4, NS: 4, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 8, wr_or_rd: 1, rx_data_MSB: 10, rx_data_in: 1011010101, rx_data: 0110110101, rx_valid: 0,
                                                                                                                                                                                                                                                             tx_data: be, tx_valid: 0
  Time: 375, CS: 4, NS: 4, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 9, wr or rd: 1, rx data_MSB: 10, rx data_in: 0110101011, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0

Time: 385, CS: 4, NS: 4, MOSI: 1, MISO: 0, SS_n: 0, rst_n: 1, counter: 10, wr_or_rd: 1, rx_data_MSB: 10, rx_data_in: 1101010111, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
  Time: 390, CS: 4, MS: 4, MOSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 10, wr_or_rd: 1, rx_data_MSB: 10, rx_data_in: 1101010111, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
Time: 395, CS: 4, MS: 4, MOSI: 0, MISO: 0, SS_n: 0, rst_n: 1, counter: 11, wr_or_rd: 1, rx_data_MSB: 10, rx_data_in: 101010110, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
  Time: 400, SS n de-asserted. Read Address Command finished.
Time: 400, rx data: 0110110101 (Expected: 10'b0010101110), rx valid: 0
  Time: 400, CS: 4, NS: 0, MOSI: 0, MISO: 0, SS_n: 1, rst_n: 1, counter: 11, wr_or_rd: 1, rx_data_MSB: 10, rx_data_in: 1010101110, rx_data: 0110110101, rx_valid: 0, tx_data: be, tx_valid: 0
# Time: 405, CS: 0, NS: 0, MOSI: 0, MISO: 0, SS_n: 1, rst_n: 1, counter: 0, wr_or_rd: 1, rx_data_MSB: 10, rx_data_in: 1010101110, rx_data: 1010101110, rx_valid: 1, tx_data: be, tx_valid: 0 # Time: 415, CS: 0, NS: 0, MOSI: 0, MISO: 0, SS_n: 1, rst_n: 1, counter: 0, wr_or_rd: 1, rx_data_MSB: 10, rx_data_in: 1010101110, rx_data: 1010101110, rx_valid: 0, tx_data: be, tx_valid: 0
```


Case4: read data





Constraint file

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
## Clock signal
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
## Switches
set_property -dict { PACKAGE_PIN V16 | IOSTANDARD LVCMOS33 } [get_ports SS_n] set_property -dict { PACKAGE_PIN W16 | IOSTANDARD LVCMOS33 } [get_ports MOSI] #set_property -dict { PACKAGE_PIN W17 | IOSTANDARD LVCMOS33 } [get_ports {sw[3]}] #set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[4]}]
[get_ports {sw[5]}]
                                                                      [get_ports {sw[6]}
[get_ports {sw[7]}]
#set_property -dict { PACKAGE_PIN V2
                                             IOSTANDARD LVCMOS33 }
                                                                      [get_ports {sw[8]}]
#set_property -dict { PACKAGE_PIN T3
                                              IOSTANDARD LVCMOS33 }
                                                                      [get_ports {sw[9]}]
#set property -dict { PACKAGE PIN T2
                                             IOSTANDARD LVCMOS33 }
                                                                       [get_ports {sw[10]}]
                         PACKAGE_PIN R3
#set_property -dict {
                                             IOSTANDARD LVCMOS33 }
                                                                      [get_ports {sw[11]}]
#set_property -dict { PACKAGE_PIN W2
#set_property -dict { PACKAGE_PIN U1
#set_property -dict { PACKAGE_PIN T1
#set_property -dict { PACKAGE_PIN R2
                                              IOSTANDARD LVCMOS33 }
                                                                      [get_ports {sw[12]}]
                                             IOSTANDARD LVCMOS33 }
                                                                      [get_ports {sw[13]}]
                                             IOSTANDARD LVCMOS33 }
                                                                      [get_ports {sw[14]}]
                                             IOSTANDARD LVCMOS33 } [get ports {sw[15]}]
#set_property -dict { PACKAGE_PIN U19
#set_property -dict { PACKAGE_PIN V19
                                             IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
                        PACKAGE_PIN V19
                                             IOSTANDARD LVCMOS33 }
                                                                      [get_ports {led[4]}]
#set_property -dict { PACKAGE_PIN W18
                                             IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
#set_property -dict { PACKAGE_PIN U15
#set_property -dict { PACKAGE_PIN U14
                                                                      [get_ports {led[5]}]
[get_ports {led[6]}]
#set_property -dict { PACKAGE_PIN V14 | IOSTANDARD LVCMOS33 } [get_ports {led[7]}] #set_property -dict { PACKAGE_PIN V13 | IOSTANDARD LVCMOS33 } [get_ports {led[8]}] #set_property -dict { PACKAGE_PIN V3 | IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
```

Elaboration:











Synthesis:





Implementation:

