




1. LOCKED CARRIER HARNESS


2. TERMINATED LVDS RECEIVERS




MCLE: Integrated I/O chip terminals



8CLK: Integrated I/O clock termination




PS90C: Integrated 100 ohm termination



IAC_500K: Integrated 110 ohm termination

3. ADC RETURN LVDS DRIVER



Reset and mute default asserted while the harness is absent or the carrier is unpowered

AUDIO_ENABLE is consumed by the local audio-power sequence; firmware releases resets only after all PG signals and clocks are valid

Route ADDR_HCLK, ADDR_BCLK, AXI_FSYNC, DAC_TDM_IN, and ADC_TDM_OUT as short referenced single-ended traces after the translators.