





A. PWR-SELECT INTERFACE



Mates with PWR-SELECT J301; two contacts per polarity validate 15 A derating.

Mates with PWR-SELECT J401; add 3.3 V pull-ups on the carrier.

Mates with PWR-SELECT J402; carrier supplies 3.3 V and owns I2C pull-ups.

B. BUFFERED DIFFERENTIAL TDM + AUDIO CONTROL




Separate filtered audio-power harness: no fan/radio loads.

Mates with AUDIO-BXB J101 using Molex 87832-6423 headers; harness assembly remains vibration-qualified.

Carrier drives MCLK/BCLK/FSYNC/DAC data; AUDIO-BXB drives ADC data back.

C. FOUR INDEPENDENT PWM / TACH FANS



J403 is physically keyed/labeled INTAKE; J404 is keyed/labeled EXHAUST.

D. DETAILED CAPTURE SUITE – REV A1

01 CMS-Core-Allocated: exact 300-contact CMS symbol, 76 locked functions

02 CMS-Core-Allocated: VCC, SYSIN, reset, recovery, power-on and debug UART

03 Network-PCIe: P17C9X26086P, 3x LAN7430 and native WAN1 front end

04 Network-PCIe: Nx Wurth MagJack and Molex 0679101002 Mini PCIe 4TAR Wi-Fi

05 WWAN-SIM: TE 2199230-3 B-key, USB3/USB2, controls and dual-SIM mux

06 Display-Harness: HDMI, USB touch and dedicated 12 V / 2.5 A branch

07 Audio-Control: I2SO TDM, I2S1 ES8316 headset and CTIA amplifier path

08 Thermal-ID: I2C translation, GPIO expansion, sensors and four fan channels

09 Power-Regulators-A1: protected raw hold-up, all main rails, sequencing and test points

10 Audio-Bxb: all XLR shields bonded to chassis with one controlled AGND bond




11 Review: every detailed sheet has zero ERC errors; warnings are classified

DC/DC compensation and magnetics remain a separate power-design calculation milestone.





High-speed routing starts only after stackup and connector 2 datums are released.

The two enclosure fans require an underside baffle to prevent direct intake/exhaust short flow.

1. EXACT RADXA CM5 MATING CONNECTORS



2. INTERNAL POWER / STARTUP / RECOVERY SERVICE



3.3 V UART only; keyed factory/debug cable.

Internal keyed recovery harness; service fixture owns the protected USB-C receptacle and CC network.

Kelvin-sense SYS_AV0 at J501; 4.0 V follows the Radxa CM5 carrier design note.

Internal keyed service header; never exposed on the top panel.

3. OWNERSHIP AUDIT

76 / 76 allocated contacts connected; 0 duplicate physical-pin claims.


WAN1 uses native MDL PCIe Gen2 x1 feeds the packet switch.

WAN owns USB3L2 + USB2LHOST0; touch owns USB2LHOST1.

HDMI_TX0, I2S0 TDM, I2S1 headset, I2C7, I2C3 and UART2 are reserved exactly once.


Pins 145/147 remain HDMI HEAC reserved. U13-B pin 106 receives the dedicated IO_5V0 rail.

Unused alternate-function contacts carry explicit no-connect markers on this A1 baseline.



74991114412

R / ESR ◀



WAO: 7100111W12 voltage-mode S CoI: vicrains direct to chassa's, PFI-side redress ES

74991114412

WAO: 7100111W12 voltage-mode S CoI: vicrains direct to chassa's, PFI-side redress ES

LAB: T4B0111AA12 voltage-mode 5 Gb/s silicon clock to channel, PVT-shdr residual EQ

602) 7694119442 village=mao 1. Gd; shelds direct to church, PIV=site residual (52)

GP0[1:0] = 01 selects 606 mode. GP01 uses its internal pulldown; GP00 is pulled high.

Hold PERST# low until 3.3 V, 1.0 V, and 100 MHz REFCLK are stable for at least 100 ms.



J620 AW7915-NP1_WIFI6_4T4R

EK7915-NP: four WS-FE 6. ATVR 80-W PCIe AP, 3.3 V / 4 A rail, four RF slots

J520 uses the controlled 50-67999-006 C2 lead pattern; 30/first-article fit remains a release gate.




PwR_FLAG symbols declare off-sheet regulator outputs for ERC; they are not physical parts.

Port 5 is disabled and unrouted; generic cable headers are prohibited on PCIe Gen2 lanes
Exact package balls/pins from Diodes DS40210 Rev 8 and Microchip DS00002631G
Native WAN1 plus three LAN7430 endpoints use exact Wurth 74991114412 MagJacks
P17C9X2G608GP in 606 mode: x1 upstream plus five x1 downstream ports



Sheet: /Network / PCIe / Wi-Fi/
File: Network-PCIE.kicad_sch

Title: Radxa CM5 ProComm Carrier – PCIe / Ethernet / Wi-Fi		
Size: A1	Date: 2026-08-14	Rev: A1
KiCad EDA 10.0.5-rc1		Id: 5/17


1. UNIVERSAL M.2 B–KEY WWAN SOCKET




2. USB ESD AND MODEM BULK CAPACITANCE



Place USB ESD at the modem socket: route USB 2 pins as short, configure 90 ohm differential channels.







3. FSA2567 DUAL-SIM MUX



U702 keeps SEL high SIM 1 is selected by default. SPD control must be open drain low selecta SIM 2.

The control domain blocks MODM_MUX_PWR, providing a fixed 3.3 V condition when the SIM rail is 3.8 V.

PHY004 uses PRODM channel 2 and physical SIM 2 uses channel 1 to implement that default.





EN0: PRODM000 RESET/CLK/EN0 and channel VCC inside the modem and leads to CMDSIGNAL.

EN0: PRODM000 RESET/CLK/EN0 and channel VCC inside the modem and leads to CMDSIGNAL.



Power-Regulator (1189-1192) provide 3.3V of low-ESR bulk inside the socket. CM05/CM06 are local RF bypass.

5. RF BULKHEAD HARNESS CONTRACT



Four left-based EXT R04833304 uses RF 30-100 MHz bulkhead pigtail. Their cable length measures a model sample gain.




Control output: equidistant in the system SPD requires: FULL_CARD_POWER_OFF and RESET require that modem-specific timing validation.

TP7201-TP7208 are copper factory probes. USB 2/3 has no branch or ground to test board.


1. PROTECTED RAW INPUT FROM PWR-SELECT

2. SYS_4V0 / 12 A SYNCHRONOUS BUCK


3. AUX_12V / 8 A FOUR-SWITCH BUCK-BOOST



4. DEDICATED RADIO, NETWORK, AND LOGIC BUCKS



5. LOW-NOISE POINT-OF-LOAD RAILS




6. AUX_12V BRANCHES AND AUDIO HANDOFF





7. SEQUENCING, POWER-GOOD, AND TEST ACCESS





A. PANEL-SUPPORTED BALANCED XLR BANK



B. CARRIER INTERFACES





Local filtered conversion produces ± 15 V, AKM 5 V analog and audio 3.3 V



Mates with CM5-CARRIER J201: 100 ohm differential pairs with interleaved grounds.

C. INPUT SIGNAL CHAIN





NC3FAV -> chassis/RFI/ESD -> THAT1206 -> level/filter network -> AK5558VN

Eight differential channels: no phantom power: +4 dBu nominal / +24 dBu max.

Detailed A1 sheet captures TDM256 straps, four VREFH feeds, low-noise rails, and the +24 dBU level map.

F. XLR SHIELD / CHASSIS BOND



Every XLR pin 1 and NC3MAV shell G bonds directly to the local chassis plane.

R901 and Y1—rated C901 form the single controlled RF/static bond to AGND; verify in EMC test.

No audio return current may use the XLR_CHASSIS copper or panel fasteners.

D. OUTPUT SIGNAL CHAIN

AK4458VN -> reconstruction/gain filter -> OPA165x -> THAT1646 -> RFI/fault network -> NC3MAV

Stable into 600 ohm test load; 10 kohm or higher is the normal operating load.

Hardware mute remains asserted through boot, clock loss, reset and power transfer.

E. DETAILED A1 CAPTURE SHEETS

01 Audio-TDM-Clock: LVDS TDM, protected I2C/control, clock distribution

02 AK5558—ADC: exact pins, TDN256/32-bit I2S straps, references and bypass







03 AK445B-DAC: exact pins, serial control, references and reconstruction contract

04 Audio-Inputs: 8x THAT1206, OPA1652, RFI/ESD and anti-alias networks

05 Audio-Outputs: 8x OPA1652/THAT1646, fail-silent relays and protection

06 Audio-Power: TR120 ± 15 V, 5.5 V pre-rail, dual LT3045, 3.3 V and star

Routing hold: AKM exposed-pad coupons and TQ2 insertion/land-pattern coupon





ENGINEERING CAPTURE – detailed sheets complete; coupon and bench gates remain
Left bank male outputs; right bank female inputs
+4 dBu nominal, +24 dBu maximum, active–balanced XLR stages
AK5558VN ADC and AK4458VN DAC over buffered differential TDM
ProComm
Sheet: /Audio–8X8 Interface/
File: Audio=8x.kicad_sch

Title: Radxa CM5 ProComm Audio 8x8 – Interface Contract


Size: A2	Date: 2026–08–16	Rev: A1
KiCad E.D.A. 10.0.5–rc1		Id: 11/17

1. LOCKED CARRIER HARNESS


2. TERMINATED LVDS RECEIVERS




MCLE: Integrated I/O pin terminal



8CLK: Integrated I/O chip termination




PS90C: Integrated 110 ohm termination



SAC500K: Integrated 110 ohm termination

3. ADC RETURN LVDS DRIVER



4. CONTROL DEFAULTS AND POWER STATE



Reset and route default asserted while the harness is absent or the carrier is unpowered

AUDIO_ENABLE is consumed by the local audio-power sequence; firmware releases resets only after all PG signals and clocks are valid

Route `AXM_MCLK`, `AXM_BCLK`, `AXM_FSYNC`, `DAC_T2M_IN`, and `ADC_T2M_OUT` as short referenced single-ended traces after the translators.

1. AK5558VN EXACT PIN CAPTURE



2. MODE STRAPS

AF041611	ADP1	ADP1	AF041611	ADP1	ADP1
AF041612	ADP2	ADP2	AF041612	ADP2	ADP2
AF041613	ADP3	ADP3	AF041613	ADP3	ADP3
AF041614	ADP4	ADP4	AF041614	ADP4	ADP4
AF041615	ADP5	ADP5	AF041615	ADP5	ADP5
AF041616	ADP6	ADP6	AF041616	ADP6	ADP6
AF041617	ADP7	ADP7	AF041617	ADP7	ADP7
AF041618	ADP8	ADP8	AF041618	ADP8	ADP8
AF041619	ADP9	ADP9	AF041619	ADP9	ADP9
AF041620	ADP10	ADP10	AF041620	ADP10	ADP10
AF041621	ADP11	ADP11	AF041621	ADP11	ADP11
AF041622	ADP12	ADP12	AF041622	ADP12	ADP12
AF041623	ADP13	ADP13	AF041623	ADP13	ADP13
AF041624	ADP14	ADP14	AF041624	ADP14	ADP14
AF041625	ADP15	ADP15	AF041625	ADP15	ADP15
AF041626	ADP16	ADP16	AF041626	ADP16	ADP16
AF041627	ADP17	ADP17	AF041627	ADP17	ADP17
AF041628	ADP18	ADP18	AF041628	ADP18	ADP18
AF041629	ADP19	ADP19	AF041629	ADP19	ADP19
AF041630	ADP20	ADP20	AF041630	ADP20	ADP20
AF041631	ADP21	ADP21	AF041631	ADP21	ADP21
AF041632	ADP22	ADP22	AF041632	ADP22	ADP22
AF041633	ADP23	ADP23	AF041633	ADP23	ADP23
AF041634	ADP24	ADP24	AF041634	ADP24	ADP24
AF041635	ADP25	ADP25	AF041635	ADP25	ADP25
AF041636	ADP26	ADP26	AF041636	ADP26	ADP26
AF041637	ADP27	ADP27	AF041637	ADP27	ADP27
AF041638	ADP28	ADP28	AF041638	ADP28	ADP28
AF041639	ADP29	ADP29	AF041639	ADP29	ADP29
AF041640	ADP30	ADP30	AF041640	ADP30	ADP30
AF041641	ADP31	ADP31	AF041641	ADP31	ADP31
AF041642	ADP32	ADP32	AF041642	ADP32	ADP32
AF041643	ADP33	ADP33	AF041643	ADP33	ADP33
AF041644	ADP34	ADP34	AF041644	ADP34	ADP34
AF041645	ADP35	ADP35	AF041645	ADP35	ADP35
AF041646	ADP36	ADP36	AF041646	ADP36	ADP36
AF041647	ADP37	ADP37	AF041647	ADP37	ADP37
AF041648	ADP38	ADP38	AF041648	ADP38	ADP38
AF041649	ADP39	ADP39	AF041649	ADP39	ADP39
AF041650	ADP40	ADP40	AF041650	ADP40	ADP40
AF041651	ADP41	ADP41	AF041651	ADP41	ADP41
AF041652	ADP42	ADP42	AF041652	ADP42	ADP42
AF041653	ADP43	ADP43	AF041653	ADP43	ADP43
AF041654	ADP44	ADP44	AF041654	ADP44	ADP44
AF041655	ADP45	ADP45	AF041655	ADP45	ADP45
AF041656	ADP46	ADP46	AF041656	ADP46	ADP46
AF041657	ADP47	ADP47	AF041657	ADP47	ADP47
AF041658	ADP48	ADP48	AF041658	ADP48	ADP48
AF041659	ADP49	ADP49	AF041659	ADP49	ADP49
AF041660	ADP50	ADP50	AF041660	ADP50	ADP50
AF041661	ADP51	ADP51	AF041661	ADP51	ADP51
AF041662	ADP52	ADP52	AF041662	ADP52	ADP52
AF041663	ADP53	ADP53	AF041663	ADP53	ADP53
AF041664	ADP54	ADP54	AF041664	ADP54	ADP54
AF041665	ADP55	ADP55	AF041665	ADP55	ADP55
AF041666	ADP56	ADP56	AF041666	ADP56	ADP56
AF041667	ADP57	ADP57	AF041667	ADP57	ADP57
AF041668	ADP58	ADP58	AF041668	ADP58	ADP58
AF041669	ADP59	ADP59	AF041669	ADP59	ADP59
AF041670	ADP60	ADP60	AF041670	ADP60	ADP60
AF041671	ADP61	ADP61	AF041671	ADP61	ADP61
AF041672	ADP62	ADP62	AF041672	ADP62	ADP62

AK5558VN
U201

3. REFERENCES AND LOCAL BYPASS


Stages establish the safe hardware default; firmware still writes and verifies the serial-control registers after reset



QFN exposed-pad geometry and assembly coupon remain a routing release gate
Each VREFH uses 20 ohm plus 100 nF and 100 uF to its VREFL/AGND
AVDD=5.0 V, TVDD=3.3 V, internal 1.8 V LDO enabled
TDM256, 32-bit I2S, slave mode: TDM1:0=10, DIF1:0=11, MSN=0

ProComm Sheet: /AK5558VN ADC/ File: AK5558-ADC.kicad_sch		
Title: ProComm AUDIO-8X8 - AK5558VN Eight-Channel ADC		
Size: A1	Date: 2026-08-16	Rev: A1
KiCad E.D.A. 10.0.5-rc1		Rev: 13/


1. AUDIO_12V ENTRY AND SINGLE GROUND STAR



R606 is a wide 2512 zero-ohm start; no fan, RF, Ethernet, or chassis current may share the AGND side.

AUDIO_12V source is separately fused on CRS-CARRIER; F606 protects this removable board and harness locally.

2. ISOLATED BIPOLAR LINE-STAGE RAILS




TRIG: 9–18 V Input, ± 15 V at 670 mA per rail, 89% typical; place 4.7 μ F directly at each output pin.

5. AKM DIGITAL RAIL AND 2.5 V INPUT COMMON MODE


VCN2V5 is a quiet divider reference for the eight ADC input op-amps only; no external load is permitted.

3. QUIET 5.5 V PRE-RAIL



TPS62013: 2.2 MHz low-noise mode; 29.4k/4.99k feedback; 470 nF NP/SS; verify ripple below the AECM rail budget


4. SEPARATE ADC AND DAC 5 V LT3045 RAILS



6. ERC SOURCES AND SEQUENCING CONTRACT

Release under AUDIO_ENABLE == YES/PC == (LTS45 PGs + AOM YES valid == clocks == resofs == SAC unmode == output relays

Any PG loss immediately de-energizes all output relays and reasserts OAC mode before software intervenes.



Power-good, sequencing, thermal rise, ripple, and conducted-emissions tests gate release. Separate, I3T0455 5 V/300 mA rail feed ADC and DAC; TP5T2033 feeds AKM digital I/O TRI 20-1223 creates ± 1.5 V; TP562913 creates the quiet 5.5 V pre-rail AUDIO_12V is the only carrier power input; local 3 A fuse and one GND-to-AGND star	
ProComm Sheet: /Audio/Power/ File: Audio-Power_kicad_sch	
Title: ProComm AUDIO-8X8 – Local Power, Sequencing, and Ground Star	
Size: A1 Kicad E.D.A. 10.0.5-rc1	Date: 2026-08-16 Rev: A1 1 of 17/17