



# **Logic Project Report**


Sunday 4-6		
ID	Name	Tasks
1190419	Zyad Khaled Salah	4-Bit Adder
1130413	Zydd Midica Salaii	Multiplier
		Negative
1190384	Moaz Ahmed Abomousa	Subtract
		Not
		Shift Left
1190477	Omar Mohamed Faheem	Shift Right
		Move
1190423	Nourhan Ahmed Helmy	And
		Or
		Xor






# **Block Diagrams & No. of Gates**

# **1-Move:**



**➤ Gates: 0** 

# 2-Negative:





Gate	Number of
	occurrences
2-AND	8
2-OR	4
XOR	8
NOT	5
Total	225






## 3-Bit Adder:












#### > Gates:

Gate	Number of
	occurrences
2-AND	8
2-OR	4
XOR	8
Total	20

# 4-Subtractor:




Gate	Number of occurrences
2-AND	8
2-OR	4
XOR	8
NOT	5
Total	225






# 5-Multiplier:



## > Gates:

Gate	Number of
	occurrences
2-AND	40
2-OR	12
XOR	24
Total	76

# **6-Not:**








#### > Gates:

Gate	Number of
	occurrences
NOT	8
Total	8


# **7-And:**



#### > Gates:

Gate	Number of occurrences
AND	1
Total	1

# <u>8-Or:</u>




Gate	Number of
	occurrences
OR	1
Total	1

# Logic Design-1 Project






## **9-Xor:**



#### > Gates:

Gate	Number of occurrences
XOR	1
Total	1


## 10-Shift Left:




# Logic Design-1 Project











Gate	Number of
	occurrences
2-AND	30
2-OR	15
NOT	15
Total	60






## 11-Shift Right:











Gate	Number of occurrences
2-AND	30
2-OR	15
NOT	15
Total	60

# **Final Circuit Presentation**

