

#### MIPS DATAPATH

FCIS Ainshams University Spring2021

# **AGENDA**

- Register file
- Datapath Module (R-type & I-Type instructions)
- Hands-on: Datapath Implementation

#### REGISTER FILE

- •A register file (RF) is an array of processor registers in a central processing unit (CPU).
- In MIPS it contains 32 registers.

ra1: read register address1

ra2: read register address2


wa: write address

wd: write data


rd1: read data1

rd2: read data2


we: write enable



## REGISTER FILE




### DATA PATH



Field bit positions	31-26	25-21	20-16	15-11	10-6	5-0
No. of bits	6	5	5	5	5	6
R-type	op	rs	rt	rd	shamt	funct
I-type	op	rs	rt	16- bit immediate/address		
				_		

### DATA PATH



#### 1. Create a main module for the datapath (DataPath Entity)

```
entity datapath is -- MIPS datapath
  port(clk, reset: in STD_LOGIC;
  readdata: in STD_LOGIC_VECTOR(31 downto 0);
  instr: in STD_LOGIC_VECTOR(31 downto 0);
  memtoreg, pcsrc, alusrc, regwrite, regdst: in STD_LOGIC;
  aluoperation: in STD_LOGIC_VECTOR(2 downto 0);
  zero: out STD_LOGIC;
  pc: buffer STD_LOGIC_VECTOR(31 downto 0);
 aluout, writedata: buffer STD_LOGIC_VECTOR(31 downto 0));
end;
```

#### 2. add the needed vhdl files:

- Adder
- S12
- Signext
- flopr
- mux2
- Alu
- regfile

2. Add the needed vhdl files you've previously

implemented:

Adder

• S12


Signext

flopr

mux2

Alu


Regfile (given to you- attached with this ppt)



- 3. Add the MIPS package created last lab: "MyPackage". to be used while building the MIPS processor
  - Don't forget to create a component for the RegisterFile

```
component regfile
    port(clk: in STD_LOGIC;
    we: in STD_LOGIC;
    ra1, ra2, wa: in STD_LOGIC_VECTOR(4 downto 0);
    wd: in STD_LOGIC_VECTOR(31 downto 0);
    rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
end component;
```


- 4. Behavior of the module
  - I. Will we need some signals



- 4. Behavior of the module
  - I. Will we need some signals

```
signal pcnext, pcplus4,pcbranch: STD_LOGIC_VECTOR(31 downto 0);
signal signimm, signimmsh: STD_LOGIC_VECTOR(31 downto 0);
signal srca, srcb, result: STD_LOGIC_VECTOR(31 downto 0);
signal wdata: STD_LOGIC_VECTOR(31 downto 0);
signal writereg: STD_LOGIC_VECTOR(4 downto 0);
```

- 4. Behavior of the module
  - II. next PC logic



#### begin

```
-- next PC logic

pcreg: flopr generic map(32) port map(clk, reset, pcnext, pc);

pcaddl: adder port map(pc, X"000000004", pcplus4);


immsh: sl2 port map(signimm, signimmsh);

pcadd2: adder port map(pcplus4, signimmsh, pcbranch);

pcbrmux: mux2 generic map(32) port map(pcplus4, pcbranch, pcsrc, pcnext);
```

- 4. Behavior of the module
  - III. register file logic


Your turn?




4. Behavior of the module

IV. ALU logic

Your turn?



RTL of Datapath



#### Thanks