



Department of Electrical & Computer Engineering

Summer - 2024/2025

ENCS3310 Advanced Digital Systems Design

**Design and Verification of a Simplified Single-Channel DMA
Controller for UART-to-Memory Data Transfer**

Prepared by:

Saifeddin Saleh 1231474

Omar Shobaki 1230329

Instructor: Dr. Ayman Hroub

Date: 12/8/2025

Abstract

This project involves the design and verification of a simplified single-channel Direct Memory Access (DMA) controller for transferring data from a UART peripheral to memory without continuous CPU involvement. Implemented in Verilog using a finite state machine, the controller operates in idle, read, and write states, with parameterized data and address widths for flexibility. A simplified UART model provides buffered byte access, and a basic synchronous memory model stores the transferred data. A comprehensive testbench verifies functionality across various transfer sizes and start addresses, confirming correct operation, timing, and completion signaling for efficient embedded data transfers.

Table of contents

Abstract	2
Table of contents	3
UART	4
UART verilog code	4
UART testbench	5
UART waveform	5
Memory	5
Memory verilog code	6
Memory testbench	7
Memory waveform	7
DMA controller	8
DMA controller verilog code	8
DMA controller testbench	9
DMA controller waveform	9
Conclusion	10

UART

The simplified UART used in this project abstracts away traditional serial line behavior to streamline integration with the DMA controller. Instead of handling bit-level transmission and reception, it provides buffered byte access through a small internal memory preloaded with fixed data. When the DMA controller asserts the read enable signal, the UART outputs the next byte after one clock cycle, ensuring predictable timing. This approach eliminates the complexities of baud rate generation and framing, focusing solely on delivering ready-to-use parallel data for efficient transfer to the memory module.


UART verilog code

```
1 //Saifeddin Saleh 1231474
2 //Omar Shobaki 1230329
3 module UART(clk, rstn, re, Data_out);
4     input clk, rstn, re;
5     output reg [7:0] Data_out;
6     reg [7:0] buffer [15:0];
7     reg [3:0] index;
8     reg re_delay;
9     always @(posedge clk or negedge rstn) begin
10         if(!rstn)begin
11             index <= 0;
12             Data_out <= 0;
13             re_delay <= 0;
14             buffer[0] <= 8'hA1;
15             buffer[1] <= 8'hB2;
16             buffer[2] <= 8'hC3;
17             buffer[3] <= 8'hD4;
18             buffer[4] <= 8'hE5;
19             buffer[5] <= 8'hF6;
20             buffer[6] <= 8'h07;
21             buffer[7] <= 8'h18;
22             buffer[8] <= 8'h29;
23             buffer[9] <= 8'h3A;
24             buffer[10] <= 8'h4B;
25             buffer[11] <= 8'h5C;
26             buffer[12] <= 8'h6D;
27             buffer[13] <= 8'h7E;
28             buffer[14] <= 8'h8F;
29             buffer[15] <= 8'h90;
30         end
31         else begin
32             re_delay <= re;
33             if (re_delay) begin
34                 Data_out <= buffer[index];
35                 index <= index+1;
36             end
37         end
38     end
39 endmodule
40
```

UART testbench

```
1 //Saifeddin Saleh 1231474
2 //Omar Shobaki 1230329
3 module tb_UART;
4 reg clk,rstn,re;
5 wire[7:0] Data_out;
6 UART uart(.clk(clk),.rstn(rstn),.re(re),.Data_out(Data_out));
7 always #5 clk=~clk;
8 initial begin
9     $dumpfile("uart.vcd");
10    $dumpvars(0,tb_UART);
11    clk=0;rstn=0;re=0;
12    #12 rstn=1;
13    @(posedge clk);
14    repeat(16) begin
15        @(posedge clk);re=1;
16        @(posedge clk);re=0;
17        $display("Data_out = 0x%0h",Data_out);
18        @(posedge clk);
19    end
20    #10 $finish;
21 end
22 endmodule
```

UART waveform



As we can see, the preloaded data was transferred after one clock cycle since there's a delay.

Memory

The memory module in this project is a simple synchronous storage unit designed to hold the data transferred from the UART by the DMA controller. It supports parameterized address and data widths, allowing flexibility in size and word length. Data is written to the specified address when

the write enable signal is asserted and is stored for later access. A separate read interface allows retrieving data from any memory location when the read enable signal is active. This straightforward design ensures predictable, cycle-accurate behavior, making it well-suited for simulation and functional verification of the DMA transfer process.


Memory verilog code

```
1 // Saifeddin Saleh 1231474
2 // Omar Shobaki 1230329
3 module memory(clk, rstn, write_address, data_in, we, read_address, data_out, re);
4     input clk, rstn, we, re;
5     input [7:0] data_in;
6     input [3:0] write_address, read_address;
7     output reg [7:0] data_out;
8     reg [7:0] memor [15:0];
9     always @(posedge clk or negedge rstn)begin
10         if(~rstn) begin
11             data_out <= 8'b0;
12         end
13         else begin
14             if(we) memor[write_address] <= data_in;
15             if(re) data_out <= memor[read_address];
16         end
17     end
18 endmodule
19
20
```

Memory testbench

```
1 // Saifeddin Saleh 1231474
2 // Omar Shobaki 1230329
3 module tb_memory;
4 reg clk,rstn,we,re;
5 reg [7:0] data_in;
6 reg [3:0] write_address,read_address;
7 wire [7:0] data_out;
8 memory m(clk,rstn,write_address,data_in,we,read_address,data_out,re);
9 always #5 clk=~clk;
10 initial begin
11     $dumpfile("mem.vcd");
12     $dumpvars(0,tb_memory);
13     clk=0;rstn=0;we=0;re=0;
14     #10 rstn=1;
15     we=1;
16     write_address=0;
17     data_in=8'hA1;#10;
18     write_address=1;
19     data_in=8'hB2;#10;
20     write_address=2;
21     data_in=8'hC3;#10;
22     we=0;re=1;
23     read_address=0;#10;
24     $display("addr0=%h",data_out);
25     read_address=1;#10;
26     $display("addr1=%h",data_out);
27     read_address=2;#10;
28     $display("addr2=%h",data_out);
29     #10 $finish;
30 end
31 endmodule
32
```

Memory waveform



As we can see, the data_in is being trasfered to data_out, which is how a memory works.

DMA controller

The DMA controller in this project is a single-channel hardware unit designed to autonomously transfer data from the UART module to memory without continuous CPU supervision. Implemented in Verilog using a finite state machine, it operates in sequential states to request data from the UART, wait for its availability, and write it into the target memory location. It uses internal counters to track the number of bytes left to transfer and automatically increments the memory write address during the process. Once the configured transfer size is completed, the controller asserts a done signal to notify the CPU, enabling efficient and streamlined data movement.


DMA controller verilog code

```
1 // Saifeddin Saleh 1231474
2 // Omar Shobaki 1230329
3 module dma_controller(clk,rstn,start,start_address,transfer_size,done,uart_re,uart_data,mem_we,mem_wr_addr,mem_wr_data);
4 input clk,rstn,start;
5 input [3:0]start_address;
6 input [4:0]transfer_size;
7 input [7:0]uart_data;
8 output reg done,uart_re,mem_we;
9 output reg [3:0]mem_wr_addr;
10 output reg [7:0]mem_wr_data;
11 reg [1:0]state,next_state;
12 reg [4:0]bytes_left;
13 reg [3:0]addr_ptr;
14 localparam IDLE=2'b00,READ_UART=2'b01,WRITE_MEM=2'b10;
15 always@(posedge clk or negedge rstn)begin
16 if(!rstn)state<=IDLE;else state<=next_state;
17 end
18 always@(posedge clk or negedge rstn)begin
19 if(!rstn)begin
20 uart_re<=0;
21 mem_we<=0;
22 done<=0;
23 bytes_left<=0;
24 addr_ptr<=0;
25 mem_wr_addr<=0;
26 mem_wr_data<=0;
27 next_state<=IDLE;
28 end else begin
29 uart_re<=0;
30 mem_we<=0;
31 done<=0;
32 case(state)
33 IDLE:begin
34 if(start)begin
35 bytes_left<=transfer_size;
36 addr_ptr<=start_address;
37 next_state<=READ_UART;
38 end
39 else next_state<=IDLE;
40 end
41 READ_UART:begin
42 uart_re<=1;
43 next_state<=WRITE_MEM;
44 end
45 WRITE_MEM:begin
46 mem_we<=1;
47 mem_wr_addr<=addr_ptr;
48 mem_wr_data<=uart_data;
49 addr_ptr<=addr_ptr+1;
50 bytes_left<=bytes_left-1;
51 if(bytes_left==1)begin
52 done<=1;
53 next_state<=IDLE;
54 end
55 else next_state<=READ_UART;
56 end
57 default:next_state<=IDLE;
58 endcase
59 end
60 end
61 endmodule
62
```


DMA controller testbench

```
1 // Saifeddin Saleh 1231474
2 // Omar Shobaki 1230329
3 module tb_dma;
4 reg clk;
5 reg rstn;
6 reg start;
7 reg [3:0] start_address;
8 reg [4:0] transfer_size;
9 wire done;
10 wire uart_re;
11 wire mem_we;
12 wire [3:0] mem_wr_addr;
13 wire [7:0] mem_wr_data;
14 wire [7:0] uart_data;
15 reg re;
16 reg [3:0] read_address;
17 wire [7:0] data_out;
18 integer i;
19 UART u(clk, rstn, uart_re, uart_data);
20 memory m(clk, rstn, mem_wr_addr, mem_wr_data, mem_we, read_address, data_out, re);
21 dma_controller d(clk, rstn, start, start_address, transfer_size, done, uart_re, uart_data, mem_we, mem_wr_addr, mem_wr_data);
22 always #5 clk = ~clk;
23 initial begin
24     $dumpfile("dma.vcd");
25     $dumpvars(0, tb_dma);
26     clk = 0;
27     rstn = 0;
28     start = 0;
29     start_address = 0;
30     transfer_size = 0;
31     re = 0;
32     read_address = 0;
33     #12 rstn = 1;
34     @(posedge clk);
35     start_address = 4'd0;
36     transfer_size = 5'd16;
37     start = 1;
38     @(posedge clk);
39     start = 0;
40     @(posedge clk);
41     while (done == 0) @(posedge clk);
42     re = 1;
43     for (i = 0; i < 16; i = i + 1) begin
44         read_address = i;
45         @(posedge clk);
46         $display("mem[%0d]=0x%02x", i, data_out);
47     end
48     #20 $finish;
49 end
50 endmodule
51
```

DMA controller waveform



Conclusion

The implemented project successfully achieved the design and verification of a simplified single-channel DMA controller capable of transferring data from a UART peripheral to a memory module without continuous CPU involvement. Using a finite state machine, the DMA handled the read–write sequence reliably, asserting `uart_re` to request data, capturing valid `uart_data`, and writing it to sequential memory addresses until the transfer size was reached. The UART and memory modules integrated seamlessly with the DMA, and simulation waveforms confirmed correct timing, data integrity, and proper signaling of the done flag upon completion. This design demonstrates the effectiveness of hardware-based data movement for improving system efficiency, reducing CPU load, and ensuring predictable, cycle-accurate operation in embedded systems.