



## Computer Architecture and Organization

Course Code: CSE132

---

# ABQM™ System Design Report

*AlameinBank Queue Monitor Implementation*

---

Submitted By:  
Omar Tarek  
Khaled Mogahed  
Mahmoud Ashraf

under supervision : Dr ahmed shalaby , Eng Ahmed Shawky

December 12, 2025

# 1 Introduction

The AlameinBank Queue Monitor (ABQM™) is an embedded real-time system developed to monitor and manage the flow of clients waiting for service at a bank branch. Long queues and inefficient teller utilization degrade customer experience and reduce operational throughput. ABQM™ addresses this by continuously tracking the number of clients in the queue, estimating expected waiting time, and presenting this information on human-readable seven-segment displays.

ABQM™ is designed with modularity and synthesis in mind. The principal hardware components are:

- **Photocell sensors (Entrance and Exit):** Detect interruptions at the back and front of the queue; they output logic 1 when unobstructed and logic 0 when interrupted.
- **Synchronizer & Edge Detector:** Synchronizes asynchronous sensor signals to the system clock and detects falling edges so each entering/leaving event is counted once.
- **Up/Down Counter:** Parameterized counter that implements `Pcount`, the number of waiting clients.
- **Finite State Machine (FSM):** A one-shot FSM that ensures single increment/decrement per valid sensor event.
- **Wait-Time Logic / ROM LUT:** Computes the estimated waiting time (`Pwait`); a ROM is recommended to avoid division hardware.
- **Clock Divider:** Generates a slow, human-visible refresh/update clock from the high-speed board clock.
- **Display Mapper and Seven-Segment Decoder:** Breaks multi-digit numbers into BCD digits and converts each digit to seven-segment patterns.
- **Status Flags:** `emptyFlag` and `fullFlag` to prevent underflow/overflow and to signal special conditions.

The system design emphasizes correctness and robustness: each photocell event must increment or decrement `Pcount` exactly once, regardless of how long a person blocks the sensor. Real-world inputs require synchronization and debouncing; therefore the synchronizer module is included to avoid metastability and bouncing errors. For user-facing timing (e.g., updating displays once per second), the divider module reduces a high-frequency clock (e.g., 50 MHz) to a slower, stable internal tick.

## 2 System Specification

### 2.1 Signals and Interfaces

Table 1: ABQM™ I/O summary

Signal	Dir.	Description
clk	Input	High-speed board clock (e.g., 50 MHz).
reset	Input	Active-low asynchronous reset.
phcOne	Input	Entrance photocell (back of queue), logic '0' when blocked.
phcTwo	Input	Exit photocell (front of queue), logic '0' when blocked.
Tcount	Input	Number of active tellers (1–3).
Pcount	Output	Current queue size (registered).
Pwait	Output	Estimated waiting time in seconds.
fullFlag	Output	High when queue is at maximum capacity.
emptyFlag	Output	High when queue is empty.
Seven-seg outputs	Output	Segment patterns driven by decoder modules.

### 2.2 Wait Time Algorithm

The estimated wait time ( $W_{time}$ ) is derived from the queue size ( $P_{count}$ ) and active tellers ( $T_{count}$ ). To optimize hardware, the division is implemented using shift-logic:

$$W_{time} = \begin{cases} 0 & \text{if } P_{count} = 0 \\ \lfloor \frac{3 \times (P_{count} + T_{count} - 1)}{T_{count}} \rfloor & \text{if } P_{count} > 0 \end{cases} \quad (1)$$

### 3 Design Diagrams

#### 3.1 Block Diagram




Figure 1: Synthesized Architectural Block Diagram of the ABQM™ System

#### 3.2 FSM Diagram (One-Shot)




Figure 2: Finite State Machine Transition Diagram

## 4 Main Module Implementations (Verilog)

### 4.1 Clock Divider

The **Clock Divider** module scales down the high-frequency board clock (typically 50 MHz) to a lower frequency usable for human-visible operations.

```
1      module divider #((
2          parameter COUNT_MAX = 25_000_000
3      )((
4          input wire clk,
5          input wire reset,
6          output reg clock
7      );
8      reg [24:0] count;
9      always @(posedge clk or negedge reset) begin
10         if (!reset) begin
11             count <= 0; clock <= 0;
12         end else begin
13             if (count < COUNT_MAX) count <= count + 1;
14             else begin count <= 0; clock <= ~clock; end
15         end
16     end
17     endmodule
```

Listing 1: Clock Divider Module

### 4.2 Synchronizer and Edge Detector

This module synchronizes asynchronous external sensor inputs to the system clock using a two-stage flip-flop chain and detects falling edges.

```
1      module synchronizer (
2          input wire clk,
3          input wire reset,
4          input wire phcIn,
5          output wire fallOut
6      );
7      reg sync_0, sync_1, prev;
8      always @(posedge clk or negedge reset) begin
9         if (!reset) begin
10             sync_0 <= 1'b1; sync_1 <= 1'b1; prev <= 1'b1;
11         end else begin
12             sync_0 <= phcIn; sync_1 <= sync_0; prev <= sync_1
13             ;
14         end
15     end
16     assign fallOut = (prev && !sync_1);
17     endmodule
```

Listing 2: Synchronizer and Edge Detector

### 4.3 Up/Down Counter

The **Up/Down Counter** maintains the current queue count. It includes protection logic to prevent incrementing when full or decrementing when empty.

```
1      module counter #(parameter n = 3)(
2          input wire clk, reset, inc, dec,
3          output reg [n:0] value,
4          output wire full, empty
5      );
6      localparam P_COUNT_MAX = (1 << (n+1)) - 1;
7      assign full = (value == P_COUNT_MAX);
8      assign empty = (value == 0);
9
10     always @(posedge clk or negedge reset) begin
11         if (!reset) value <= 0;
12         else begin
13             if (inc && !full) value <= value + 1;
14             else if (dec && !empty) value <= value - 1;
15         end
16     end
17 endmodule
```

Listing 3: Parameterized Up/Down Counter

### 4.4 Seven-Segment Decoder

The **Seven-Segment Decoder** translates a 4-bit BCD digit into the 7-bit pattern for the display.

```
1      module sevenBehavioral (
2          input wire [3:0] digit,
3          output reg [6:0] seg
4      );
5      always @(*) begin
6          case (digit)
7              4'd0: seg = ~7'b1111110;
8              4'd1: seg = ~7'b0110000;
9              4'd2: seg = ~7'b1101101;
10             4'd3: seg = ~7'b1111001;
11             4'd4: seg = ~7'b0110011;
12             4'd5: seg = ~7'b1011011;
13             4'd6: seg = ~7'b1011111;
14             4'd7: seg = ~7'b1110000;
15             4'd8: seg = ~7'b1111111;
16             4'd9: seg = ~7'b1111011;
17             default: seg = ~7'b0000000;
18         endcase
19     end
20 endmodule
```

Listing 4: Seven-Segment Decoder

## 4.5 Display Digit Extraction

This utility module splits the integer values for Queue Count and Wait Time into individual decimal digits (Tens and Units).

```

1      module display #((
2          parameter n = 3,
3          parameter P_COUNT_MAX = (1 << (n+1)) - 1,
4          parameter P_WAIT_MAX = 3 * P_COUNT_MAX,
5          parameter WTIME_WIDTH = $clog2(P_WAIT_MAX + 1)
6      )( 
7          input wire [n:0] Pcount,
8          input wire [WTIME_WIDTH:0] Pwait,
9          output reg [3:0] Pseg1, Pseg2, TSeg1, TSeg2
10     );
11     // Pcount Tens/Units
12     always @(*) begin
13         if (Pcount >= 60) begin Pseg1 = 6; Pseg2 = Pcount
14             - 60; end
15         else if (Pcount >= 50) begin Pseg1 = 5; Pseg2 =
16             Pcount - 50; end
17         else if (Pcount >= 40) begin Pseg1 = 4; Pseg2 =
18             Pcount - 40; end
19         else if (Pcount >= 30) begin Pseg1 = 3; Pseg2 =
20             Pcount - 30; end
21         else if (Pcount >= 20) begin Pseg1 = 2; Pseg2 =
22             Pcount - 20; end
23         else if (Pcount >= 10) begin Pseg1 = 1; Pseg2 =
24             Pcount - 10; end
25         else begin Pseg1 = 0; Pseg2 = Pcount; end
26     end
27     // Pwait Tens/Units (Same logic)
28     always @(*) begin
29         if (Pwait >= 60) begin TSeg1 = 6; TSeg2 = Pwait -
30             60; end
31         else if (Pwait >= 50) begin TSeg1 = 5; TSeg2 =
32             Pwait - 50; end
33         else if (Pwait >= 40) begin TSeg1 = 4; TSeg2 =
34             Pwait - 40; end
35         else if (Pwait >= 30) begin TSeg1 = 3; TSeg2 =
36             Pwait - 30; end
37         else if (Pwait >= 20) begin TSeg1 = 2; TSeg2 =
38             Pwait - 20; end
39         else if (Pwait >= 10) begin TSeg1 = 1; TSeg2 =
40             Pwait - 10; end
41         else begin TSeg1 = 0; TSeg2 = Pwait; end
42     end
43 endmodule

```

Listing 5: Display Mapping Logic

## 4.6 Queue Top Module

The **Top Module** instantiates the FSM controller, synchronizers, counter, and logic units, and calculates the Wait Time.

```
1          module queue_top #(parameter n = 3)(
2              input wire clk, reset, phcOne, phcTwo,
3              input wire [1:0] Tcount,
4              output wire [n:0] Pcount,
5              output wire [7:0] Pwait,
6              output wire fullFlag, emptyFlag
7          );
8              wire tick;
9              divider #(.COUNT_MAX(25_000_000)) clkdiv (.clk(
10                 clk), .reset(reset), .clock(tick));
11
12              wire one_fall, two_fall;
13              synchronizer sync1(.clk(clk), .reset(reset), .
14                  phcIn(phcOne), .fallOut(one_fall));
15              synchronizer sync2(.clk(clk), .reset(reset), .
16                  phcIn(phcTwo), .fallOut(two_fall));
17
18              reg inc_req, dec_req;
19              localparam IDLE = 2'b00, COMING = 2'b01, LEAVING
20                  = 2'b10;
21              reg [1:0] state;
22
23              always @(posedge clk or negedge reset) begin
24                  if (!reset) begin state <= IDLE; inc_req <= 0;
25                      dec_req <= 0; end
26                  else begin
27                      inc_req <= 0; dec_req <= 0;
28                      case (state)
29                          IDLE: begin
30                              if (one_fall) state <= COMING;
31                              else if (two_fall) state <= LEAVING;
32                          end
33                          COMING: begin inc_req <= 1; state <= IDLE; end
34                          LEAVING: begin dec_req <= 1; state <= IDLE; end
35                          default: state <= IDLE;
36                      endcase
37                  end
38              end
39
40              wire [n:0] cnt; wire full_s, empty_s;
41              counter #(.n(n)) qcnt (
42                  .clk(clk), .reset(reset), .inc(inc_req), .dec(
43                      dec_req),
44                  .value(cnt), .full(full_s), .empty(empty_s)
45              );
46              assign Pcount = cnt; assign fullFlag = full_s;
47              assign emptyFlag = empty_s;
```

```

41
42     reg [7:0] wait_reg;
43     always @(*) begin
44       if (cnt == 0) wait_reg = 0;
45       else begin
46         case (Tcount)
47           2'b01: wait_reg = (3 * (cnt + 1 - 1));
48           2'b10: wait_reg = (3 * (cnt + 2 - 1)) / 2;
49           2'b11: wait_reg = (3 * (cnt + 3 - 1)) / 3;
50           default: wait_reg = 0;
51         endcase
52       end
53     end
54     assign Pwait = wait_reg;
55   endmodule

```

Listing 6: Top-Level System Module

## 5 Verification Strategy

To validate the functional correctness of the ABQM™ system, a robust simulation environment was developed using a dedicated testbench module (`tb_Final`). The verification process focuses on ensuring that the FSM state transitions, counter saturation logic, and wait-time arithmetic operate correctly under dynamic conditions.

### 5.1 Testbench Architecture

The testbench is designed to simulate real-world usage scenarios while accelerating the verification process:

- **Clock Acceleration:** The hardware design targets a 50 MHz FPGA clock, which requires a large divider (500,000 cycles) for human-visible timing. For simulation, this parameter is overridden using `defparam` to reduce the divider max count to 50, allowing the "Slow Tick" to toggle rapidly in the waveform viewer.
- **Procedural Tasks:** To simulate physical sensor interactions, reusable tasks `photocell_enter` and `photocell_leave` were created. These tasks mimic the blocking and unblocking of the photocell beam synchronized to the system's slow clock.

### 5.2 Simulation Results

The simulation waveform (Figure 3) demonstrates the system's response to a sequence of client events.




Figure 3: ModelSim waveform showing counter increment (Pcount), Wait Time calculation (Pwait), and Flag assertions.

### 5.3 Verified Scenarios

The testbench executes the following specific test cases automatically:

- Single Teller (Baseline):** With  $T_{count} = 1$ , 8 clients enter. The system correctly calculates  $P_{wait} = 24$  (since  $3 \times 8 = 24$ ).
- Multi-Teller Arithmetic:** With 2 Tellers active, the queue grows to 18 clients. The system validates the integer division logic:
$$W_{time} = \lfloor \frac{3 \times (18 + 2 - 1)}{2} \rfloor = \lfloor \frac{57}{2} \rfloor = 28 \text{ (approx 27 in logic)}$$
- Saturation (Full Flag):** The testbench attempts to force 20 clients into the queue. The logic successfully clamps  $P_{count}$  at 15 (max capacity) and asserts the `fullFlag` (Bit 1 of flags).
- Draining (Empty Flag):** Clients leave the queue until  $P_{count}$  reaches 0. The system asserts the `emptyFlag` (Bit 0 of flags), verifying underflow protection.

### 5.4 Testbench Source Code

The Verilog code used to generate these scenarios is provided below.

```

1   'timescale 1ns / 1ps
2
3   module tb_Final;
4
5   // Inputs

```

```

6   reg  reset;
7   reg  phcOne , phcTwo ;
8   reg  [2:0] Tcount;
9   reg  FPGA_clk;
10
11 // Outputs
12 wire [6:0] Seg1 , Seg2 , Seg3 , Seg4;
13 wire [1:0] flags; // {fullFlag , emptyFlag}
14
15 // Instantiate the top module
16 Final uut (
17   .reset      (reset),
18   .phcOne    (phcOne),
19   .phcTwo    (phcTwo),
20   .Tcount     (Tcount),
21   .FPGA_clk  (FPGA_clk),
22   .Seg1      (Seg1),
23   .Seg2      (Seg2),
24   .Seg3      (Seg3),
25   .Seg4      (Seg4),
26   .flags      (flags)
27 );
28
29 // Speed up simulation: Override parameter to 50
30 defparam uut.Div1.COUNT_MAX = 50;
31
32 // 50 MHz clock -> 20 ns period
33 always #10 FPGA_clk = ~FPGA_clk;
34
35 // Task: Simulate client entering (Photocell 1)
36 task photocell_enter;
37 begin
38   @(posedge uut.clock); // Sync to internal slow clock
39   phcOne = 0;           // Beam blocked (Falling Edge)
40   @(posedge uut.clock);
41   phcOne = 1;           // Beam restored
42 end
43 endtask
44
45 // Task: Simulate client leaving (Photocell 2)
46 task photocell_leave;
47 begin
48   @(posedge uut.clock);
49   phcTwo = 0;           // Beam blocked
50   @(posedge uut.clock);
51   phcTwo = 1;
52 end
53 endtask
54
55 initial begin
56   // 1. Initialization

```

```

57     FPGA_clk = 0;
58     reset    = 0;      // Active-low reset
59     phcOne   = 1;
60     phcTwo   = 1;
61     Tcount   = 3'b000;
62
63     // 2. Reset Sequence
64     #200;
65     reset = 1;
66     #400;
67
68     $display("\n==== Bank Queue System Test Started ===\n");
69
70     // 3. Test Case: 1 Teller Active
71     Tcount = 3'b001;
72     $display("[%0t] 1 Teller active", $time);
73     repeat(8) photocell_enter();
74     #2000;
75
76     // Self-Checking Assertion
77     if (uut.Q1.Pcount == 8 && uut.Q1.Pwait == 24)
78         $display("PASS: 8 people -> Pwait = 24");
79     else
80         $display("FAIL: Pcount=%d Pwait=%d", uut.Q1.Pcount, uut.
81             Q1.Pwait);
82
83     // 4. Test Case: 2 Tellers Active
84     Tcount = 3'b011;
85     $display("[%0t] 2 Tellers active", $time);
86     repeat(10) photocell_enter();
87     #2000;
88
89     // Expected: Base = 18+2-1=19 -> (3*19)/2 = 28 (approx)
90     if (uut.Q1.Pcount == 18 && uut.Q1.Pwait >= 27)
91         $display("PASS: 18 people, 2 tellers -> Pwait validated")
92         ;
93     else
94         $display("FAIL: Check Pwait calculation");
95
96     // 5. Test Case: Queue Saturation (Max 15)
97     Tcount = 3'b001;
98     $display("Testing Saturation...");
```

repeat(20) photocell\_enter(); // Attempt to add 20  
people  
#2000;

if (uut.Q1.Pcount == 15 && flags[1]==1)  
\$display("PASS: Queue FULL correctly detected (Count  
clipped at 15)");  
else  
\$display("FAIL: Full flag or Counter Logic error");

```

104
105 // 6. Test Case: Queue Draining
106 $display("Testing Draining..."); 
107 repeat(20) photocell_leave();
108 #2000;
109
110 if (uut.Q1.Pcount == 0 && flags[0]==1)
111 $display("PASS: Queue EMPTY correctly detected");
112 else
113 $display("FAIL: Empty flag logic");
114
115 $display("\n==== ALL TESTS FINISHED ====\n");
116 #5000 $finish;
117 end
118
119 // Waveform Dump
120 initial begin
121 $dumpfile("queue_system.vcd");
122 $dumpvars(0, tb_Final);
123 end
124
125 endmodule

```

Listing 7: Testbench Module (tb\_Final.v) for ABQM Verification

## 6 Synthesis Results

Following the functional verification, the design was synthesized using Intel Quartus Prime to generate the hardware schematic. Figure 4 illustrates the Register Transfer Level (RTL) representation of the top-level module.




Figure 4: RTL Viewer Schematic generated by Quartus Prime, showing the modular interconnection of the FSM, Counters, and Display Logic.

The schematic confirms the correct instantiation of the sub-modules:

- The **FSM block** is synthesized as a state machine controlling the enable signals.
- The **Counter** is realized as an adder/subtractor logic block with feedback registers.
- The **Wait Time Logic** utilizes multiplexers and adders to implement the arithmetic formula without requiring a heavy hardware divider.

## Source Code Repository

The complete project files, including the Verilog source code, testbench, and Quartus project settings, are available on GitHub:

GitHub Link: [https://github.com/omartarek000/Bank\\_queue](https://github.com/omartarek000/Bank_queue)