



TER REPORT

Hardware Performance Counters

Prepared by François Flandin

Supervised by Sid Touati

Abstract

Calmos le ramoloss, l'abstract c'est pas pour tout de suite

<u>CONTENTS</u>

Contents

1 Introduction

If you wish to explore the details of the work done for the project, the project's code is hosted on GitHub at https://github.com/omelette-bio/projet-tutorat-s2-m1

2 Hardware Performance Monitoring on AMD CPUs

	HGO		Event Selec [11:8]	t CntMask	I N V	E N		I N T		Е	os	Unit Mask	Event Selection [7:0]	et
63 4	241 40	39 36	35 3	231 24	23	22	21	20	19	18	1716	15 8	7	0

Figure 1: AMD Bit Repartition of Event Select MSRC001_020[A,8,6,4,2,0]

3 Hardware Performance Monitoring on INTEL CPUs