

TER REPORT

Hardware Performance Counters

Prepared by
Francois Flandin

Supervised by
Sid Touati

Abstract

Calmos le ramoloss, l'abstract c'est pas pour tout de suite

Contents

1 Introduction

If you wish to explore the details of the work done for the project, the project's code is hosted on GitHub at <https://github.com/omelette-bio/projet-tutorat-s2-m1>

2 Hardware Performance Monitoring on AMD CPUs




Figure 1: AMD Bit Repartition of Event Select MSRC001_020[A,8,6,4,2,0]

3 Hardware Performance Monitoring on INTEL CPUs

