TER REPORT

Hardware Performance Counters

Prepared by
Francois Flandin

Supervised by
Sid Touati

Abstract

Calmos le ramoloss, l'abstract c'est pas pour tout de suite

Contents

1 Introduction

If you wish to explore the details of the work done for the project, the project's code is hosted on GitHub at https://github.com/omelette-bio/projet-tutorat-s2-m1

2 Hardware Performance Monitoring on AMD CPUs

|	HGO		Event Select [11:8]	CntMask	I N V	E N		I N T		E	OS	Unit Mask	Event Select [7:0]
63 42	41 40	39 36	35 32	31 24	23	22	21	20	19	18	17 16	15 8	7 0

Figure 1: AMD Bit Repartition of `Event Select MSRC001_020[A,8,6,4,2,0]`

3 Hardware Performance Monitoring on INTEL CPUs