

# Computer Organization - CMPE361

Department of Computer Engineering TED University- Fall 2023


Memory Systems 3- Caches

These Slides are mainly based on slides of the text book (downloadable from the book's website).

## How to reduce conflict misses of Direct Mapped Cache?

- Increase the number of blocks in a set.
- This is known as increasing the associativity of cache.
- N-way associative cache has N blocks in each set.
- Each of memory addresses still maps to only one set (like a direct mapped cache).
  - However, it can map to any of the blocks inside that set.

## N-Way Set Associative Cache



#### N-Way Set Associative Example

#### # MIPS assembly code

```
addi $t0, $0, 5
                                Miss Rate = ?
            $t0, $0, done
loop:
       beq
            $t1, 0x4($0)
       lw
            $t2, 0x24($0)
       lw
       addi $t0, $t0, -1
            loop
               Way 1
                                    Way 0
done:
          Tag
                               Tag
                    Data
                                          Data
                                                   Set 3
                             0
                                                   Set 2
                                                   Set 1
                                                   Set 0
       0
                             0
```

#### **N-Way Set Associative**

#### # MIPS assembly code N=2addi \$t0, \$0, 5 Miss Rate = 2/10\$t0, \$0, done loop: bea =20%lw \$t1, 0x4(\$0) \$t2, 0x24(\$0) lw **Associativity reduces** addi \$t0, \$t0, -1 conflict misses loop Way 0 Way 1 done: Tag Tag Data Data Set 3

mem[0x00...24]

00...10

0

Problem:

If both ways of a set are full, and a new block is to be placed in the same set, which one of two (already existing blocks in the set) shall be evicted? Is a valid problem to be addressed later!

mem[0x00...04]

00...00


0

Set 2

Set 1

Set 0

## Fully Associative Cache



One set cotaining all blocks
Fewest conflict misses
Expensive to build


# How to take advantage of spatial locality in caches?

- When reading a Word from memory into cache, the whole block to which the required Word belongs is brought using block boundaries.
- Suppose Word address is 0x00000028, then a block (of 4 words) will be read starting from address 0x00000020. (b'...1 0 00 00)
- Another example, Word address is 0x35F4024C, what is the starting address of the corresponding block? (b'...10 0 11 00)= 0x35F40240


- Increase block size:
  - Block size, **b** = 4 words
  - *C* = 8 words
  - Direct mapped (1 block per set)
  - Number of Sets, N = 2 (C/b = 8/4 = 2)

A new field is introduced to select a word inside a block.

Number of bits in BlockOffset field=log<sub>2</sub>4=2 bits




## Example: Cache with Larger Block



#### Example: Direct Mapped Cache with large block

#### Direct Mapped Cache Performance with larger block size



## Cache Organization Summary

• Capacity: C

• Block size: b

• Number of blocks in cache: B = C/b

Number of blocks in a set: N

• Number of sets: S = B/N

Organization	Number of Ways (N)	Number of Sets $(S = B/N)$
Direct Mapped	1	В
N-Way Set Associative	1 < N < B	B/N
Fully Associative	В	1