



RISC ARCHITECTURE BASED 8 BITS COMPUTER DESIGN AND IMPLEMENTATION ON FPGA USING VHDL



Ömer KARSLIOĞLU

Electrical & Electronics Engineering Student



What Is The Aim?

to design a computer for low power and low cost application and to implement on a FPGA

Based on 8 bit registers

RISC ISA - 16 bit instruction - (37 Instructions)

R-I-S-B-J Type Instruction Types



L1 Data Cache & Program Memory (ROM)


Customized ALU

Harward Architecture

2 Channel 2 Modes Timer x2

Interrupt Controller Unit





Usage Areas of This Computer System


Basic industrial application

Basic communication system


Sensor control


Low cost control system

...





Design Flow





Instruction Structure






The computer is occured basically from CPU, Memory System and peripherals.

CPU has two main part:

- a) Control Unit: Manages everything in the computer architecture.
- b) Datapath: It processes instructions with fetch-decode-execution steps.



Datapath occured from three main parts:


Registers-ALU-BUS Structure



Memory System occurred from three main part:

- a) Program Memory (ROM Type)
- b) L1 Data Cache (RAM Type)
- c) Output Ports







Interrupt Controller Unit

ICU controls the all interrupt conditions.


It is directly connected to Control Unit.

ICU can provides external and software interrupt.





TIMER Module Design




There are two channels in one timer module.


There are two modes:

- a) Normal/Counter Mode
- b) PWM Generation Mode

Also it has interrupt property.

The Result





The system clock freq. set to 8 MHz (125ns period) with clock wizard.

Intra-Clock Paths - sys_clk

Statistics

Type	Worst Slack	Total Violation
Setup	114,897 ns	0,000 ns
Hold	0,137 ns	0,000 ns
Pulse Width	62,000 ns	0,000 ns

The critical path is about the memory system and takes time nearly 10.103ns.

Timing

General Information

Settings

Timing Checks (40)

Setup (20)

Hold (20)

Timing Checks - Setup

Name	Slack				From	To	Total...	Logi...	Net ...	Log...	Ne...	Requir...	Source Clock	Destinati...	Skew
Constrained Paths (2)															
sys_clk (10)															
Path 21	114.897	1	1	1	memory_module...t_00_reg[4]/C	port_o..._00[4]	5.108	4.308	0.800	84.3	15.7	125.000	sys_clk	sys_clk	-2.960
Path 22	114.909	1	1	1	memory_module...t_00_reg[5]/C	port_o..._00[5]	5.096	4.297	0.800	84.3	15.7	125.000	sys_clk	sys_clk	-2.960
Path 23	114.919	1	1	1	memory_module...t_00_reg[1]/C	port_o..._00[1]	5.086	4.287	0.800	84.3	15.7	125.000	sys_clk	sys_clk	-2.960
Path 24	114.920	1	1	1	timer1/pwm_mo...signal_reg/C	pwm_o..._1_1	5.086	4.286	0.800	84.3	15.7	125.000	sys_clk	sys_clk	-2.960
Path 25	114.924	1	1	1	memory_module...t_01_reg[2]/C	port_o..._01[2]	5.081	4.281	0.800	84.3	15.7	125.000	sys_clk	sys_clk	-2.960
Path 26	114.927	1	1	1	memory_module...t_00_reg[7]/C	port_o..._00[7]	5.078	4.279	0.800	84.3	15.7	125.000	sys_clk	sys_clk	-2.960
Path 27	114.930	1	1	1	memory_module...t_01_reg[1]/C	port_o..._01[1]	5.075	4.275	0.800	84.2	15.8	125.000	sys_clk	sys_clk	-2.960
Path 28	114.931	1	1	1	memory_module...t_01_reg[0]/C	port_o..._01[0]	5.075	4.275	0.800	84.2	15.8	125.000	sys_clk	sys_clk	-2.960
Path 29	114.932	1	1	1	memory_module...t_01_reg[3]/C	port_o..._01[3]	5.074	4.274	0.800	84.2	15.8	125.000	sys_clk	sys_clk	-2.960
Path 30	114.933	1	1	1	memory_module...t_00_reg[6]/C	port_o..._00[6]	5.072	4.272	0.800	84.2	15.8	125.000	sys_clk	sys_clk	-2.960

So store instructions may take more time than other instructions.


Tcl Console	Messages	Log	Repl
-------------	----------	-----	------





Name	Constraints
▼ 🍌 synth_1	constrs_1
▶ impl_1	constrs_1
▼ ✅ synth_2 (active)	constrs_1
✅ impl_2 (active)	constrs_1

--

LUT	FF
806	261
730	335
720	337



The Demonstration



A RISC ARCHITECTURE BASED 8 BITS COMPUTER DESIGN AND IMPLEMENTATION ON FPGA USING VHDL

Thanks for listening ...

Ömer KARSLIOĞLU

June, 2022

**ANKARA YILDIRIM BEYAZIT UNIVERSITY - FACULTY OF ENGINEERING AND NATURAL SCIENCES
DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING**