Microelectronics Project.

The American University In Cairo (AUC)

Group Members:

Abdulhakim Badawi 900171087

Omer Hassan 900171920

Yahya Saad 900171786

Project Summary:

The program is generating the data part of the SPICE netlist of a given Boolean Expressions with NO spaces in between. The input expression must NOT include any parenthesis, spaces, or feedback (i.e. the output cannot be included in the equation of the input. E.g. we don't allow inputs in the form y=a&y|c). In addition, the inputs are case sensitive. The program respects the guidelines and the assumptions outlined in the project description. The output statements describing the transistors are in the format:

Name Drain Source Body Type.

The naming of the wires connecting the drains and the sources of the transistors are in the form OP_ for PMOS and ON_ for NMOS except for ground which is denoted by '0', vdd, and the output of course.

The Gate inputs are named the same after the inputs by the user.

The transistors are named by assigning unique numbers to them (i.e. M1 M2 etc.)

The naming we follow is that each invertor is called by its input name to give uniqueness to the invertor and to easily distinguish it. For example, if we want to invert A, the statement will look like M_A1 A' A 0 0 NMOS and M_A2 A A' vdd vdd PMOS, where the output is A'.

Implementation Details:

Data structures used:

- Vectors: used as a dynamic data structure storing values.
- > Structs: making entities to help deal with the problems.

Structs List:

- mosfet: Struct for mosfet: specifies drain, source, and gate of a given MOSFET
- network: Struct for network: specifies every network connected together, Contains a vector of mosfets connected together and a count for the number of the transistors in the network.

Assumptions:

The inputs and the output are alphabets. We allow them only to be followed by "'" to indicate the negation. This assumption is done for simplicity; the other cases can be handled easily by looping over the string and store every distinct string of alphabets in an input array.

Program Flow: -

- 1. The program takes an input string from the user with no spaces.
- **2.** The output is considered to be the string before "=".
- 3.
- 3.1. If the output is complemented, we modify the input string to satisfy the conditions of the Pull Down Network by inverting variables that are complemented and adjust the correct inputs. Then we call the PDN function to perform the circuit.
- 3.2. If the output is not complemented, we modify the input string to satisfy the conditions of the Pull UP Network by inverting variables that are complemented and adjust the correct inputs and adjust the correct inputs. Then we call the PUN function to perform the circuit.
- **4.** Invert function is called whenever needed since the inversion circuit is fixed.

5. PDN

- **5.1.** the PDN function receives a string and construct a vector of networks to store the and networks since ANDing has the priority over oring. After completing the ANDing networks, it ores the networks together if needed any or operations.
- **5.2.** The network is constructed by connecting the drain of the current transistor to the source of the previous transistor, and connecting the source of the current transistor by a new wire, and storing the whole entity in the network vectors.
- **5.3.** Then, we add the or transistors.
- **5.4.** The first drain at all of the PDN is connected to the output variable and the last source of the whole PDN is connected to the ground.
- **5.5.** We loop over the networks and output them on the screen by the naming convention mentioned before for the NMOS.

6. PUN

- **6.1.** the PUN function receives a input string and construct a vector of networks to store the and networks since ANDing has the priority over oring. After completing the ANDing networks, it ores the networks together if needed any or operations.
- **6.2.** The network is constructed by connecting the **source** of the current transistor to the **drain** of the previous transistor, and connecting the **drain** of the current transistor by a new wire output (e.g. OP-1), and storing the whole entity in the network vectors
- **6.3.** Then, we add the or transistors if needed.

- **6.4.** The last **drain** at all of the PUN is connected to the output variable and the first **source** of the whole PUN is connected to the voltage source (VDD).
- **6.5.** We loop over the networks and output them on the screen by the naming convention mentioned before for the PMOS.
- **7.** After completing either PDN and PUN, the complement function is applied to the string to apply De Morgan's law to the expression so that we can construct the other network (PDN/PUN). Then either PUN2 or PDN2 are called.

8. PDN2

- **8.1.** It's applying the same logic as PDN, but this time it's giving the constructing the or networks first because it's called after we apply DE morgen's laws.
- **8.2.** After the or networks are done, we add the and transistors if needed.
- **8.3.** We loop over the vector and output the networks correctly according to the naming convention.

9. PUN2


- **9.1.** It's applying the same logic as PUN, but this time it's giving the constructing the or networks first because it's called after we apply DE morgen's laws.
- **9.2.** After the or networks are done, we add the and transistors if needed.
- **9.3.** We loop over the vector and output the networks correctly according to the naming convention.

After the completion of these steps the data segment of the netlist is displayed on the screen.

How to run the program:

1. Compile and build the cpp file.

2. Enter the Boolean expression in the console application.



3. Then the netlist output is displayed on the screen.

```
Enter the Boolean Expression:-
Y=A'
M_1 Y A vdd vdd PMOS
M_2 Y A 0 0 NMOS
Press any key to continue . . .
```

• **Note:** Step 1 can be replaced by running the .exe directly.

Test Cases:

Test 1:

Input: Y=A&B|C&D'

```
Enter the Boolean Expression:-
Y=A&B | C&D '
M_A_1 A' A vdd vdd PMOS
MA2A'A00NMOS
M B 1 B' B vdd vdd PMOS
M B 2 B' B 0 0 NMOS
M_C_1 C' C vdd vdd PMOS
M_C_2 C' C Ø Ø NMOS
M 1 OP 1 A' vdd vdd PMOS
4 2 Y B' OP 1 OP 1 PMOS
M_3 OP_2 C' vdd vdd PMOS
M 4 Y D OP 2 OP 2 PMOS
M_5 Y A' ON_1 ON_1 NMOS
M 6 Y B' ON_1 ON_1 NMOS
4 7 ON 1 C' 0 0 NMOS
M 8 ON 1 D 0 0 NMOS
Press any key to continue . . .
```

Test 2: AND Gate:

Y = A&B;

```
Enter the Boolean Expression:-
Y=A&B
M_A_1 A' A vdd vdd PMOS
M_A_2 A' A 0 0 NMOS
M_B_1 B' B vdd vdd PMOS
M_B_2 B' B 0 0 NMOS
M_1 OP_1 A' vdd vdd PMOS
M_2 Y B' OP_1 OP_1 PMOS
M_3 Y A' 0 0 NMOS
M_4 Y B' 0 0 NMOS
Press any key to continue . . .
```

Test 3: NAND Gate:

Y'=A&B;


```
Enter the Boolean Expression:-
Y'=A&B
M_1 Y A ON_1 ON_1 NMOS
M_2 ON_1 B 0 0 NMOS
M_3 Y A vdd vdd PMOS
M_4 Y B vdd vdd PMOS
Press any key to continue . . .
```

Test 4: NOR Gate:

Y'=A|B

```
Enter the Boolean Expression:-
Y'=A|B
M_1 Y A 0 0 NMOS
M_2 Y B 0 0 NMOS
M_3 OP_1 A vdd vdd PMOS
M_4 Y B OP_1 OP_1 PMOS
Press any key to continue . .
```

Note: NOR and NAND are identical to the correct output studied before.




Test 5: XOR Gate:

Y=A&B'|A'&B

```
Enter the Boolean Expression:-
Y=A&B'|A'&B
M_A_1 A' A vdd vdd PMOS
M_A_2 A' A 0 0 NMOS
M_B_1 B' B vdd vdd PMOS
M_B_2 B' B 0 0 NMOS
M_1 OP_1 A' vdd vdd PMOS
M_2 Y B OP_1 OP_1 PMOS
M_3 OP_2 A vdd vdd PMOS
M_4 Y B' OP_2 OP_2 PMOS
M_5 Y A' ON_1 ON_1 NMOS
M_6 Y B ON_1 ON_1 NMOS
M_7 ON_1 A 0 0 NMOS
M_8 ON_1 B' 0 0 NMOS
```


Note: the result is correct according to the circuit description studies before.



Test 6: Y=A&B|C'

```
Enter the Boolean Expression:-
Y'=A&B|C'
M_C_1 C' C vdd vdd PMOS
M_C_2 C' C 0 0 NMOS
M_1 Y A ON_1 ON_1 NMOS
M_2 ON_1 B 0 0 NMOS
M_3 Y C' 0 0 NMOS
M_4 OP_1 A vdd vdd PMOS
M_5 OP_1 B vdd vdd PMOS
M_6 Y C' OP_1 OP_1 PMOS
```

Note: the result is correct according to online sources.



Test 7: A generic Expression:

```
Enter the Boolean Expression:-
Y=A'&B|C'&D|K&M
M B 1 B' B vdd vdd PMOS
M B 2 B' B Ø Ø NMOS
M D 1 D' D vdd vdd PMOS
M_D_2 D' D 0 0 NMOS
M_K_1 K' K vdd vdd PMOS
M_K_2 K' K Ø Ø NMOS
M M 1 M' M vdd vdd PMOS
M M 2 M' M Ø Ø NMOS
M_1 OP_1 A vdd vdd PMOS
M_2 Y B' OP 1 OP 1 PMOS
M 3 OP 2 C vdd vdd PMOS
M 4 Y D' OP 2 OP 2 PMOS
M_5 OP_3 K' vdd vdd PMOS
M_6 Y M' OP_3 OP_3 PMOS
M 7 Y A ON 1 ON 1 NMOS
M_8 Y B' ON_1 ON 1 NMOS
M_9 ON_1 C ON_2 ON_2 NMOS
M_10 ON_1 D' ON_2 ON_2 NMOS
M_11 ON_2 K' 0 0 NMOS
M 12 ON 2 M' 0 0 NMOS
```

http://www.ittc.ku.edu/~jstiles/312/handouts/section 10 3 CMOS Logic Gate Circuits package.pdf

http://turner.faculty.swau.edu/mathematics/materialslibrary/truth/

http://bwrcs.eecs.berkeley.edu/Classes/ic541ca/ic541ca_f01/Notes/chapter6.pdf