Specification Document

Omkar Girish Kamath

October 5, 2022

Contents

1	Mo	dules in the processor	2
	1.1	RAM	2
	1.2	Program Counter	2
	1.3	Instruction Register	2
	1.4	Decoder	2
	1.5	Accumulator	2
	1.6	ALU	2
	1.7	MUX	2
		1.7.1 MUX _{IR to ALU}	2
		1.7.2 MUX _{PC to ALU}	2
		1.7.3 MUX _{Address in RAM}	2
2	The	ory	2
3	$\operatorname{Int}\epsilon$	erface	2

- 1 Modules in the processor
- 1.1 RAM
- 1.2 Program Counter
- 1.3 Instruction Register
- 1.4 Decoder
- 1.5 Accumulator
- 1.6 ALU
- 1.7 MUX
- $1.7.1 \quad \mathrm{MUX_{IR\ to\ ALU}}$
- 1.7.2 MUX_{PC to ALU}
- 1.7.3 MUX_{Address in RAM}
- 2 Theory
- 3 Interface