# Specification Document

### Omkar Girish Kamath

## October 6, 2022

# Contents

1	Mod	dules in the processor	<b>2</b>
	1.1	RAM	2
		1.1.1 Theory	2
		1.1.2 Interface	2
	1.2	Program Counter	2
		1.2.1 Theory	2
		1.2.2 Interface	2
	1.3	Instruction Register	2
		1.3.1 Theory	2
		1.3.2 Interface	2
	1.4	Decoder	2
		1.4.1 Theory	2
		1.4.2 Interface	2
	1.5	Accumulator	2
		1.5.1 Theory	2
		1.5.2 Interface	2
	1.6	ALU	2
		1.6.1 Theory	2
		1.6.2 Interface	2
	1.7	MUX	2
		1.7.1 MUX <sub>IR to ALU</sub>	2
		1.7.2 MUX <sub>PC to ALU</sub>	2
		1.7.3 MUX <sub>Address in RAM</sub>	2

### 1 Modules in the processor

- 1.1 RAM
- 1.1.1 Theory
- 1.1.2 Interface
- 1.2 Program Counter
- 1.2.1 Theory
- 1.2.2 Interface
- 1.3 Instruction Register
- 1.3.1 Theory
- 1.3.2 Interface
- 1.4 Decoder
- 1.4.1 Theory
- 1.4.2 Interface
- 1.5 Accumulator
- 1.5.1 Theory
- 1.5.2 Interface
- 1.6 ALU
- 1.6.1 Theory
- 1.6.2 Interface
- 1.7 MUX
- $1.7.1 \quad MUX_{IR to ALU}$
- $1.7.2 \quad MUX_{PC \text{ to ALU}}$
- $1.7.3 \quad MUX_{Address \ in \ RAM}$