

# Design Framework for Reliable, Energy Efficient Cross-Point based Resistive Memory

**Abstract**—Since the conventional memory technologies approaching their scaling limit, the non-volatile memory technologies, such as Phase Change RAM (PCRAM), Magnetoresistive RAM (STT-RAM) and Resistive Memory (ReRAM) have attached much attention because their non-volatility, high speed, low power consumption and good scalability. Among these emerging memory technologies, the ReRAM has shown great potentials as one of the most promising candidates for future universal memory. The ReRAM, due to its simple structure, small cell size and potential for 3D stacking. Besides, the unique non-linearity of ReRAM provides the possibility to build a cross-point structure based ReRAM with out CMOS access device, with the smallest cell size of  $4F^2$ . However, the cross-point structure also suffers from its inherent disadvantages and brings in extra design challenges. In this work, the design challenges of cross-point structure based ReRAM are comprehensively analyzed. In addition to the cell-level analysis, ??????????. A precise mathematical model is built to perform ..... Based on the study, a detailed design methodology is developed. With the proposed methodology, designers can explore the most energy/area efficient ReRAM design with different design constraints.

## I. INTRODUCTION

The scaling of traditional memory technologies, such as SRAM and DRAM, is approaching a technological and physical limit. In order to effectively follow the Moore's Law [?] in the near future, new memory technologies are desired. In the past few years, the non-volatile technologies, including Phase Change RAM (PCRAM), Magnetoresistive RAM (STT-RAM) and Resistive Memory (ReRAM) have been widely accepted as the candidates for next generation memory to meet the need of higher density, faster access time, and lower power consumption. Among all of these emerging memory technologies, ReRAM has many unique characteristics, including simple structure, non-linearity and high resistance ratio, making it be considered as the most promising technology. Researchers have shown that the state-of-art single-level-cell ReRAM can achieve sub-8ns random access time for both read and write operation with resistance ratio  $> 100$  [?]. Also, HP labs and Hynix have already announced that they are going to commercialize the memristor-based ReRAM and predicted that ReRAM could eventually replace the traditional memory technologies [?].

Different from other non-volatile memory technologies, ReRAM can be implemented in a cross-point style structure. Generally speaking, in a nano cross-point array, the bistable ReRAM cell is sandwiched by two layers, orthogonal nanowires, without any access device. Therefore, the cell size of ReRAM can be further reduced to  $4F^2$  per bit. However, the simplicity of cross-point structure without access cell also brings in additional challenges on the peripheral circuit design as well as memory organization. There are many literatures that analyzed the design challenges of the cross-point ReRAM array. Nevertheless, all of these researches focus on the cross-point memory array itself but do not take into account the peripheral circuitry and different programming methods. Besides, the analysis of energy consumption is also lacking. In this work, we carefully analyzed the design challenges of cross-point structure based ReRAM. A precise mathematical model is built to evaluate the reliability, energy consumption and area of different design schemes and various cell




Fig. 1. A schematic view of typical cross point architecture.

parameters. Based on the study, a detailed design framework is developed. With the proposed methodology, designers can explore the most energy/area efficient ReRAM design with different design constraints and cell parameters at the very beginning of the design stage. On the other hand, the system designers can also leverage the proposed framework to provide valuable feedback to device researchers to adjust their experiments and offer more useful ReRAM cell. We believe that this kind of two-way communications will be very helpful to accelerate speed-to-market of ReRAM memory.

The rest of this paper is organized as follows. In Section ??, the memristor based memory and the basic concept of ECC are introduced. Section ?? discusses the mathematical model used in this paper and evaluates various ECC designs for memristor-based ReRAM architecture. Section ?? shows results of the experiment conducted in this study. Finally, the conclusion is presented in Section ??.

## II. PRELIMINARIES AND MOTIVATIONS

This section provides some preliminaries on ReRAM technology and cross-point architecture. Then the limitations of cross-point architecture are demonstrated by a series of simple examples, which motivates the work in this paper.

### A. ReRAM technology and Cross-Point Architecture

State of Art ReRAM technologies.  
Memristor based ReRAM.  
Cross-Point Architecture.  
Sneak Path.

### B. Motivations

As aforementioned, although the cross-point structure can provide the fabricate simplicity and area efficiency, it also incurs lots of design challenges. Following cases show some examples to demonstrate the disadvantages of the cross-point structure, which motivates the work in this paper.

#### 1) Reliable Write Operation

In order to




Fig. 2. The basic model of typical cross point array.

## 2) Read Margin Disturb

123

## 3) Energy Waste Due to Sneak Pass

123

[?] [?] [?]

## III. RELATED WORK

### IV. MODELING OF THE CROSS-POINT MEMORY

In this section, a detailed mathematical model of cross-point memory array is built. By using the proposed model with specific parameters and boundary conditions, different read/write schemes can be easily evaluated at the very early stage of the design.

A. Basic model of Cross-Point Memory

B. Edge Conditions for Different Write/Read Schemes

C. Analysis of the Computing Complexity

### V. ANALYSIS OF DESIGN CONSTRAINTS

A. Overview

B. Write Operation

C. Read Operation

D. Framework

E. Experimental Results

F. Conclusion