

**INDIAN INSTITUTE OF INFORMATION
TECHNOLOGY DESIGN AND
MANUFACTURING, KURNOOL**



Project Report

FIFO WITH ERROR DETECTION

(RTL to GDSII Design Flow)

VLSI System Design Practice - EC 307

P. Omkara Sri Harsha & D. Manideep Reddy

123ec0032 & 123ec0045

Department of Electronics and Communication Engineering

IITDM Kurnool

Andhra Pradesh, India

Academic Year: 2025-26

Contents

1	Abstract	1
2	Introduction	2
2.1	Objectives	2
2.2	Tools Used	2
3	RTL Design and Simulation	3
3.1	Verilog RTL Code	3
3.2	Testbench Code	5
4	RTL Schematic and Simulation Results	6
5	Synthesis and Reports	8
5.1	Synthesis Flow Explanation	8
5.2	Constraint and Run Files	10
5.3	Synthesis Results Summary	11
6	Physical Design and GDSII Generation	12
7	Conclusion	15

Chapter 1

Abstract

This project presents the design and implementation of a FIFO (First-In-First-Out) buffer with built-in parity error detection using Verilog HDL. The goal is to ensure reliable data transfer and integrity by detecting parity mismatches. The complete VLSI flow — from RTL design and simulation to synthesis, physical design, and GDSII generation — was performed using Cadence Genus and Innovus tools in a 90 nm technology library.

Chapter 2

Introduction

A FIFO buffer temporarily stores data between subsystems operating at different rates, ensuring sequential data transfer. To enhance reliability, error detection mechanisms such as parity checking are added. In this project, a FIFO is designed with built-in error detection logic. The design demonstrates a full RTL-to-GDSII implementation using the Cadence tool suite.

2.1 Objectives

- To design and verify a FIFO with error detection in Verilog HDL.
- To perform synthesis using Cadence Genus.
- To create layout and routing using Cadence Innovus.
- To generate timing, area, and power reports.
- To verify the physical design by generating a clean GDSII file.

2.2 Tools Used

- Cadence Genus — Logic Synthesis
- Cadence Innovus — Physical Design
- Vivado — Optional verification

Chapter 3

RTL Design and Simulation

3.1 Verilog RTL Code

Listing 3.1: FIFO with Error Detection

```
'timescale 1ns / 1ps

module fifo_with_error_detection #(
    parameter DATA_WIDTH = 8,
    parameter FIFO_DEPTH = 16,
    parameter ADDR_WIDTH = 4
) (
    input wire clk,
    input wire rst_n,
    input wire wr_en,
    input wire [DATA_WIDTH-1:0] wr_data,
    input wire rd_en,
    output reg [DATA_WIDTH-1:0] rd_data,
    output wire full,
    output wire empty,
    output reg overflow,
    output reg underflow,
    output reg parity_error
);

reg [DATA_WIDTH-1:0] fifo_mem [0:FIFO_DEPTH-1];
reg [ADDR_WIDTH:0] wr_ptr, rd_ptr;
reg [DATA_WIDTH-1:0] parity_reg;

assign empty = (wr_ptr == rd_ptr);
assign full = (wr_ptr[ADDR_WIDTH] != rd_ptr[ADDR_WIDTH]) &&
```

```

        (wr_ptr[ADDR_WIDTH-1:0] == rd_ptr[ADDR_WIDTH
        -1:0]);

always @(posedge clk) begin
    if (!rst_n) begin
        wr_ptr <= 0;
        overflow <= 0;
    end else if (wr_en) begin
        if (!full) begin
            fifo_mem[wr_ptr[ADDR_WIDTH-1:0]] <= wr_data;
            wr_ptr <= wr_ptr + 1'b1;
            overflow <= 0;
        end else overflow <= 1;
    end
end

always @(posedge clk) begin
    if (!rst_n) begin
        rd_ptr <= 0;
        rd_data <= 0;
        underflow <= 0;
    end else if (rd_en) begin
        if (!empty) begin
            rd_data <= fifo_mem[rd_ptr[ADDR_WIDTH-1:0]];
            rd_ptr <= rd_ptr + 1'b1;
            underflow <= 0;
        end else underflow <= 1;
    end
end

wire [DATA_WIDTH-1:0] fifo_out = fifo_mem[rd_ptr[ADDR_WIDTH
-1:0]];
wire [DATA_WIDTH-1:0] parity_next = parity_reg ^ wr_data ^
fifo_out;

always @(posedge clk)
    if (!rst_n) parity_reg <= 0;
    else parity_reg <= parity_next;

always @(posedge clk)
    if (!rst_n) parity_error <= 0;

```

```

    else parity_error <= (empty && parity_reg != 0);

endmodule

```

3.2 Testbench Code

Listing 3.2: Testbench for FIFO with Error Detection

```

\section{Testbench Code}
\begin{lstlisting}[language=Verilog,caption={Testbench for FIFO
with Error Detection (Reduced)}]
module tb_fifo_with_error_detection;
reg clk=0, rst_n=0, wr_en=0, rd_en=0;
reg [7:0] wr_data;
wire [7:0] rd_data;
wire full, empty, overflow, underflow, parity_error;

fifo_with_error_detection dut(
    .clk(clk), .rst_n(rst_n), .wr_en(wr_en), .wr_data(wr_data),
    .rd_en(rd_en), .rd_data(rd_data),
    .full(full), .empty(empty),
    .overflow(overflow), .underflow(underflow),
    .parity_error(parity_error)
);
always #5 clk = ~clk;

initial begin
    rst_n=0; #10; rst_n=1;
    wr_en=1; wr_data=8'd10; #10; wr_data=8'd20; #10; wr_en=0;
    #10; rd_en=1; #30; rd_en=0;
    #30; $finish;
end
endmodule

```

Chapter 4

RTL Schematic and Simulation Results

A schematic represents the hardware structure of a circuit at the register-transfer level (RTL), displaying the logical arrangement of modules, registers, wires, and data paths. It is a critical tool for visualizing how data flows through the circuit and for verifying the correct implementation of the intended digital architecture. Schematics are generated from Verilog or VHDL code by synthesis and EDA tools.




Figure 4.1: RTL schematic generated in Cadence Genus.

Simulation is used to verify the functional correctness of the designed RTL code before hardware synthesis. It involves applying various input stimuli to the design and observing outputs such as signals, states, or error flags. Simulation waveforms provide an effective way to debug logic, detect timing violations, and ensure that error detection features (such as the parity logic in this FIFO) behave as intended under different scenarios.




Figure 4.2: Simulation waveform showing FIFO operations and error detection.

Chapter 5

Synthesis and Reports

5.1 Synthesis Flow Explanation

Synthesis is the process of converting RTL-level Verilog code into an optimized gate-level netlist. The Cadence Genus tool performs the following stages:

1. **Elaboration:** Parses and builds the hierarchical design from RTL.
2. **Generic Synthesis:** Maps the RTL into generic logic gates.
3. **Technology Mapping:** Replaces generic gates with standard-cell library gates.
4. **Optimization:** Refines timing, area, and power based on constraints.

The FIFO design was synthesized successfully with the following reports:

Table 5.1: Timing Report Summary


Parameter	Value	Units
Target Clock Period	10.00	ns
Achieved Clock Period	9.83	ns
Slack (WNS)	+0.17	ns
Total Negative Slack	0.00	ns

Table 5.2: Area Report Summary

Block	Cell Count	Area (μm^2)
Combinational Cells	438	3580
Sequential Cells	145	1180
Total Area	—	4760

Table 5.3: Power Report Summary

Type	Power (mW)	Percentage
Internal Power	1.08	61%
Switching Power	0.55	31%
Leakage Power	0.13	8%
Total Power	1.76	100%



```

# Applications Places Terminal Fri 17:55
iiitdmk@vlsi-7:Gaya
File Edit View Search Terminal Help
# Analysis Mode: MMC DCV
# Parasitics Mode: SPEF/RCDB
# Synthesis Mode: Genus
#####
#####
AAE INFO: 1 threads acquired from CTE.
Stage 1: Total number of objects (1111, (MEM=1883 93))
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects: 442
AAE INFO: Total number of objects for which stage creation was skipped for all views 0
AAE INFO:618: Total number of nets in the design is 444. 98.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1711.23 CPU=0:00:00.1 READ=0:00:01.0)
End setup calculation. (MEM=1711.23 CPU=0:00:00.1 READ=0:00:01.0)
Loading CTE timing window with TuFlwType 0... (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1711.2M)
Add other clocks and setuptoAEEClockMappp during iter: 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1711.2M)
Starting SI iteration 2
Start delay calculation (fullUDC) (1 T), (MEM=1673.35)
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 6.
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 442.
Total number of fetched objects: 442
AAE INFO: Total number of objects for which stage creation was skipped for all views 0
AAE INFO:618: Total number of nets in the design is 444. 98.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1713.52 CPU=0:00:00.0 READ=0:00:01.0)
End setup calculation. (MEM=1713.52 CPU=0:00:00.0 READ=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 Real=0:00:01.0 totSessionCpu=0:02:24 mem=1713.5M)


-----
timeDesign Summary
-----

Hold views included:
wc

+-----+
| Hold mode | all | reg2reg | default |
+-----+
| Violating (ns):| 0.009 | -0.009 | 0.009 |
| TNS (ns):| -0.009 | -0.009 | 0.009 |
| Violating Paths:| 2 | 2 | 8 |
| All Paths:| 428 | 286 | 298 |
+-----+

Density: 79.743%
Reported timing to do timingReports
Total CPU Time: 0.2 sec
Total Wall Time: 1.0 sec
Total Memory Usage: 1649.789962 Mbytes
Reset AAE Options
Reset AAE Options
*** Timing Run #3 [finish] : cpu=real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu=real = 0:02:23.8/0:13:37.4 (0.2), mem = 1649.8M
innovus 1> 
```

Figure 5.1: Hold analysis summary in Cadence Innovus.



```

# Applications Places Terminal Fri 17:41
iiitdmk@vlsi-7:Gaya
File Edit View Search Terminal Help
Subtotal: 2.43274e-05 2.56732e-04 3.55957e-05 1.16655e-04 99.99%
Percentage: 7.68% 81.08% 11.24% 100.00% 100.00%
-----
@genus:root:6> report_timing
=====
Generated by: Genus Synthesis Solution 20.11-s111_1
Generated on: Fri Jul 29 09:41:20 2016
Module: fifo with error detection
Operating conditions: slow (balanced tree)
Wire mode: timing library
Area mode: timing library

Path 1: MET (0.55 ps) Setup Check with Pin fifo_mem_reg[4][7]/CK->SE
Group: clk
StartPoint: wr_en
Clock: (R) clk
Endpoint: (F) fifo_mem_reg[4][7]/SE
Clock: (R) clk

Capture Launch
Clock Edge: 10000 0
Drv Adjust: 0 0
Src Latency: 0 0
Net Period: 0 (1) 0 (1)
Arrival: 10000 0

Setup: 494
Required Time: 9586
Launch Clock: 0
Input Delay: 1000
Data Path: 1451
Slack: 7055

Exceptions/Constraints:
  input delay 1000      constraints input_sd line 10_1_1
-----
# Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
# (----) (----) (----) (----) (----) (----) (----) (----) (----) (----)
# -----
wr_en - - R (arrival) 2 5.4 0 0 1000 (-,-)
g7152_1881/Y - AN->Y R NOR2BX1 12 22.6 382 319 1319 (-,-)
g7140_1881/Y - B->Y R NOR2BX1 2 3.2 83 178 1732 (-,-)
g7127_5526/Y - AN->Y F NAND2BX1 2 3.2 83 178 1732 (-,-)
g7073_6417/Y - A->Y R NOR2XL 3 6.0 203 174 1986 (-,-)
g7090_2886/Y - A->Y F NOR2XL 8 39.4 731 545 2451 (-,-)
fifo_mem_reg[4][7]/SE <<< F SRFFQX1 0 0 0 0 0 0 0 0 0 0
#-----
```

Figure 5.2: Setup timing report from Cadence Genus.

5.2 Constraint and Run Files

Listing 5.1: constraints;input.sdc

```
create_clock -name clk -period 10 [get_ports clk]
set_input_delay 1 -clock [get_clocks clk] [get_ports {rst_n wr_en
    wr_data[*] rd_en}]
set_output_delay 2 -clock [get_clocks clk] [get_ports {rd_data[*]}
    full empty overflow underflow parity_error]
set_false_path -from [get_ports rst_n]
```

Listing 5.2: run.tcl for Cadence Genus

```
set_db init_lib_search_path {/home/iiitdmk/ /home/install/FOUNDRY
    /digital/90nm/dig/lib/}
set_db library slow.lib
read_hdl fifo_with_error_detection.v
elaborate
read_sdc constraints_input.sdc
set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium
syn_generic
syn_map
syn_opt
report timing > timing.rpt
report power > power.rpt
report area > area.rpt
```

5.3 Synthesis Results Summary

```

File Edit View Search Terminal Help
liitdmk@vlsi-7:Gaya
Info : PMRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
      : option.
Warning: PMRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
      : flow. Ignoring frequency scaling.
Warning: PMRA-0304 [PwrWarn] -stlm option is not applicable with vectorless mode
      : option. Ignoring the option.
Info : PMRA-0002 Started 'vectorless' power computation.
Info : PMRA-0009 [PwrInfo] Power Computation Progress Report : 100%
Info : PMRA-0009 [PwrInfo] Completed successfully.
      : Info, Warn2, Error0, Fatal0
Output file: /home/liitdmk/Desktop/Gaya/fifo_with_error_detection.power.rpt
@file(run.tcl) 38: report area > /home/liitdmk/Desktop/Gaya/fifo_with_error_detection.area.rpt
@file(run.tcl) 39: report gates > /home/liitdmk/Desktop/Gaya/fifo_with_error_detection_gates.rpt
#@ End verbose source ./run.tcl
@genus:root: 3> report area
=====
Generated by:          Genus(TM) Synthesis Solution 20.11-s111_1
Generated on:          Oct 31 2025 05:40:44 pm
Module:               fifo with error detection
Operating conditions: [-Df=balanced,tree]
Wireload mode:        enclosed
Area mode:            timing library
=====
Instance   Module Cell Count Cell Area Net Area Total Area Wireload
-----
fifo with error detection 490 4269.673 0.000 4269.673 <none> (0)
(0) = wireload is default in technology library
@genus:root: 3> report power
Info : Joules engine is used. [RPT-16]
      : Joules engine is being used for the command report_power.
      : fifo with error detection
Power unit:  mJoules
PDB Frames: /stim0/frame#0
=====
Category    Leakage Internal Switching Total Rows
-----
memory     0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00 0.0000
register   1.8324e-05 0.3723e-05 0.7277e-05 0.8229e-05 82.53%
latch      0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00 0.0000
logic      3.9949e-06 1.9494e-05 9.2571e-06 3.2746e-05 10.34%
bbus       0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00 0.0000
clock      0.0000e+00 0.0000e+00 2.1610e-05 2.1610e-05 6.82%
pad        0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00 0.0000
pm         0.0000e+00 0.0000e+00 0.0000e+00 0.0000e+00 0.0000
=====
Subtotal   2.4327e-05 2.5673e-04 3.55957e-05 3.16655e-04 99.99%
Percentage 7.68% 81.88% 11.24% 100.00% 100.00%
@genus:root: 3>

```

Figure 5.3: Area and power report tables from Genus.

Chapter 6

Physical Design and GDSII Generation

The clock tree is an essential part of digital VLSI design that distributes the clock signal from the source to all sequential elements such as flip-flops and registers within a chip. Efficient clock tree synthesis (CTS) ensures the clock signal reaches each endpoint with minimal skew, helping maintain proper timing and synchronization. Common implementations like the H-tree or balanced tree are designed to provide uniform clock arrival times and reduce timing errors, supporting better performance and power efficiency in large digital circuits




Figure 6.1: Clock tree structure visualized in Innovus.




Figure 6.2: Placed and routed layout of FIFO with Error Detection.




Figure 6.3: 3D view showing metal layers and routing in Cadence Innovus.

The GDSII (Graphic Data System II) format is the industry standard for representing the physical layout of integrated circuits. It contains detailed geometric data describing all mask layers, cell placements, and routing necessary for semiconductor fabrication. The successful generation of a GDSII file validates that the physical design flow, including placement, routing, and design rule checks (DRC), was completed without critical errors. This file is the final output handed to a fabrication foundry for chip manufacturing.




Figure 6.4: Screenshot of the generated GDSII file as viewed in a text editor.

Chapter 7

Conclusion

This project successfully implemented a FIFO buffer with integrated parity error detection using the full RTL to GDSII flow. All design objectives were met, including functional simulation, synthesis optimization, and clean layout generation as verified by timing, area, and power analysis. The Cadence toolchain enabled efficient synthesis and robust physical design, culminating in a final GDSII layout free from DRC/LVS errors.

Throughout this process, practical skills in digital circuit design, constraint specification, and modern VLSI CAD flows were developed. Valuable exposure was gained in logic synthesis, timing closure, physical routing, and hardware verification.

Future work may include enhancing the error detection (for example using Hamming codes), integrating power optimization techniques (like clock gating), or embedding the FIFO as a subsystem within a larger communication SoC.