
QUARTUS DESIGN FLOW

28th July 2022, Digital Systems Lab




DIGITAL SYSTEMS LAB






Hardware Implementation on FPGA


PROGRAMMABLE LOGIC DEVICE




PROGRAMMABLE LOGIC ARRAY



HALF ADDER SUM USING LUT




COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)




[Autodesk.com]

FIELD PROGRAMMABLE GATE ARRAY




LOGIC ELEMENT OF ALTERA MAX-10 FPGA




High-Level Block Diagram of Logic Element of MAX-10 [www.intel.com]

MAX 10 - 10M25SAE144C8G




HARDWARE DESCRIPTION LANGUAGE




Digital Circuit


Equivalent VHDL code

ENTITY AND ARCHITECTURE





QUARTUS DESIGN FLOW



FLOWCHART FOR GETTING YOUR VHDL CODE READY

Library

• Include all required libraries for your design

Entity

- Describe how your design looks from outside
- Declare inputs and outputs in port list

Architecture

- Declare intermediate signals and components in architecture declaration zone
- Describe your architecture in architecture zone

DUT

- Wrap your design in DUT
- Change number of inputs and outputs in DUT entity
- Declare your design entity as component and do port mapping by instantiating it

Testbench

• Modify the number of inputs and outputs in testbench

After all the above steps are performed, you can simulate your design.

SUMMARY OF QUARUS DESIGN FLOW TILL RTL SIMULATION

Creating Project Directory:

- From New Project Wizard create new project directory
- Copy paste DUT.vhdl, Testbench.vhdl, Gates.vhdl and TRACEFILE.txt in newly created project directory
- Add all this files in Quartus from settings -> Assignments -> Files section

Writing VHDL code:

- Write your VHDL code to describe your digital design, This code is sectioned in three parts:
 - <u>Libraries</u>: Include all the required libraries in code. This libraries have the declaration and definition of data types, general gate primitives and commonly used VHDL keywords
 - Entity: Here you will describe how your digital circuit looks from outside. Inputs and outputs signal will be mentioned in port list
 - <u>Architecture</u>: In this you have two zones, one is architecture declaration zone where all the intermediate signals and components will be declared; the other zone is Architecture zone where you will describe how exactly your entity/circuit looks from inside. Structural, Behavioral and Design flow are three coding styles to describe Architecture.

Wrapping your design inside DUT:

- This step is required for you to test your design using generic testbench.
- In already provided template of DUT code, make the following changes:
 - Modify the number of inputs and outputs of DUT entity from port list.
 - In architecture declaration zone declare your design entity as component (replace the already written default component)
 - In architecture zone instantiate your component and do port mapping correctly.

Adding generic testbench:

- Modify the values of number of input and output variables value according to your design.
- Add the testbench and TRACEFILE.txt in the project from Settings -> Assignments -> Simulation -> compile testbench.

Analysis and Synthesis:

- Run the analysis and synthesis task, this task will check for the syntax and semantics of your code and will synthesis the hardware.
- In RTL viewer you can check the synthesized hardware.

• RTL simulation:

- Run the RTL simulation from Tools -> Run Simulation Tools -> RTL simulation.
- Modelsim window will be displayed with your simulation results.

THANK YOU