
Lane utilisation of the RVV CSR kernel vs. row length (VLMAX = 8)
Vector lane utilisation (%)
Mean nonzeros per row (log scale)
0
20
40
60
80
100
10^1
10^2
10^3
bcsstk17
web-NotreDame
scircuit
luxembourg_osm
Uniform synthetic
Power-law synthetic
SuiteSparse