
Memory behaviour with and without the Vector-Indirect Prefetcher (RVV CSR kernel)
Stride prefetcher (baseline)
Vector-Indirect Prefetcher
L1D primary miss rate (%)
0
20
40
60
DRAM read traffic (MiB)
0
5
10
15
LQ-full events (×1000)
0
200
400
600
800
1000
uniform, x=8 KiB
uniform, x=32 KiB
uniform, x=128 KiB
uniform, x=512 KiB
uniform, x=2048 KiB
power-law, x=512 KiB
power-law, x=2048 KiB
bcsstk17
scircuit
web-NotreDame
luxembourg_osm