
Vector-Indirect Prefetcher speedup (gem5 O3, VLEN = 256)
RVV CSR (midterm)
RVV CSR, 1 accumulator
RVV CSR, 2 accumulators
Scalar CSR
Speedup of VIP over stride prefetcher (×)
3.0
2.5
2.0
1.5
1.0
0.5
0.0
uniform, x=8 KiB
uniform, x=32 KiB
uniform, x=128 KiB
uniform, x=512 KiB
uniform, x=2048 KiB
power-law, x=512 KiB
power-law, x=2048 KiB
bcsstk17
scircuit
web-NotreDame
luxembourg_osm