

ASSIGNMENT-2

Q.1 Design 4-bit Ripple Carry Adder with the help of 1-bit adder

```

1 //Assignment 2, Problem 1
2 //ID No. 21EL034
3
4 module RCA_TB;
5   wire [3:0] S, Cout;
6   reg [3:0] A, B;
7   reg Cin;
8   wire [4:0] add;
9
10  ripple_carry_adder rca(A, B, Cin, S, Cout);
11  assign add = {Cout[3], S};
12
13  initial begin
14    $monitor("A = %b, B = %b, Cin = %b --> S = %b, Cout[3] = %b, Addition = %d", A, B, Cin, S, Cout[3], add);
15    A = 1; B = 0; Cin = 0; #3;
16    A = 2; B = 4; Cin = 1; #3;
17    A = 4'hb; B = 4'h6; Cin = 0; #3;
18    A = 5; B = 3; Cin = 1; #3;
19    $finish;
20  end
21
22  initial begin
23    $dumpfile("waves.vcd");
24    $dumpvars;
25  end
26 endmodule
27

```

```

1 //Assignment 2, Problem 1
2 //ID No. 21EL034
3
4 module full_adder(
5   input a, b, cin,
6   output sum, cout
7 );
8
9   assign {sum, cout} = {a^b^cin, ((a & b) | (b & cin) | (a & cin))};
10  //or
11  //assign sum = a^b^cin;
12  //assign cout = (a & b) | (b & cin) | (a & cin);
13 endmodule
14
15 module ripple_carry_adder #(parameter SIZE = 4) (
16   input [SIZE-1:0] A, B,
17   input Cin,
18   output [SIZE-1:0] S, Cout);
19
20  genvar g;
21
22  full_adder fa0(A[0], B[0], Cin, S[0], Cout[0]);
23  generate // This will instantiate full_adder SIZE-1 times
24    for(g = 1; g < SIZE; g++) begin
25      full_adder fa[g], B[g], Cout[g-1], S[g], Cout[g];
26    end
27  endgenerate
28 endmodule
29
30

```

OUTPUT :

```

A = 0001: B = 0000, Cin = 0 --> S = 0001, Cout[3] = 0, Addition = 1
A = 0010: B = 0100, Cin = 1 --> S = 0111, Cout[3] = 0, Addition = 7
A = 1011: B = 0110, Cin = 0 --> S = 0001, Cout[3] = 1, Addition = 17
A = 0101: B = 0011, Cin = 1 --> S = 1001, Cout[3] = 0, Addition = 9

```

Q.2 Design D-flipflop and reuse it to implement 4- bit Johnson Counter

```


1 //Assignment 2, Problem 2
2 //ID No. 21EL034
3
4 module tb_johnson;
5   reg Clock;
6   reg Reset;
7   wire [3:0] Count_out;
8
9   johnson_counter uut (
10     .Clock(Clock),
11     .Reset(Reset),
12     .Count_out(Count_out)
13 );
14
15  initial Clock = 0;
16  always #10 Clock = ~Clock;
17
18  initial begin
19    Reset = 1;
20    #50;
21    Reset = 0;
22  end
23 endmodule
24
25

```

```

1 //Assignment 2, Problem 2
2 //ID No. 21EL034
3
4 module johnson_counter(
5   input Clock,
6   input Reset,
7   output [3:0] Count_out,
8   reg [3:0] Count_temp;
9
10  always @(posedge(Clock) or Reset)
11  begin
12    if(Reset == 1'b1) begin
13      Count_temp = 4'b0000; end
14    else if(Clock == 1'b1) begin
15      Count_temp = {Count_temp[2:0], ~Count_temp[3]}; end
16  end
17  assign Count_out = Count_temp;
18 endmodule
19
20

```

OUTPUT :**Q.3 Reuse 2:1 Mux code to implement 8:1 Mux**

EDA playground

Run Save* KnowHow WEBINARS All about SystemVerilog Arrays FREE 1 hour webinar - Wednesday Sept 6, 2023 REGISTER NOW

UVM / OVM None Other Libraries None OVL 2.8.1 SVUnit 2.11 Tools & Simulators Icarus Verilog 0.9.7 Compile Options Run Options Open EPWave after run Show output file after run Output File Name 3 Download files after run

testbench sv

```

1 //Assignment 2, Problem 3
2 //ID No. 21EL034
3
4 module MUX8to1_tb();
5   reg [7:0] in;
6   reg [1:0] sel;
7
8   wire out;
9
10  MUX8to1 uut (in, sel, out);
11
12  initial begin
13    $dumpFile("dump.vcd");
14    $dumpFile(0,in);
15    $dumpFile(0,sel);
16    $dumpFile(0,out);
17    in = 4'b1010;
18    sel = 2'b00;
19    #100;
20    sel = 2'b01;
21    #100;
22    sel = 2'b10;
23    #100;
24    sel = 2'b11;
25    #100;
26    end
27 endmodule

```

design sv

```

1 //Assignment 2, Problem 3
2 //ID No. 21EL034
3
4 module MUX2to1(in, sel, out);
5   input [1:0] in;
6   input wire sel;
7   output reg out;
8
9   always@(*) begin
10    if (sel == 1'b0)
11      out = in[0];
12    else
13      out = in[1];
14    end
15 endmodule
16
17 module MUX4to1(in, sel, out);
18   input [3:0] in;
19   input [1:0] sel;
20   output reg out;
21
22   wire [1:0] MUX_outputs;
23
24   MUX2to1 M0 (in[1:0], sel[0], MUX_outputs[0]);
25   MUX2to1 M1 (in[3:2], sel[0], MUX_outputs[1]);
26   MUX2to1 M2 (MUX_outputs, sel[1], out);
27 endmodule
28
29 module mux8to1(in, sel, out);
30   input [7:0] in;
31   input [2:0] sel;
32   output reg out;
33
34   wire mux[2:0];
35
36   mux4to1 m1 (in[7:4], sel[1:0], mux[0]);
37   mux4to1 m2 (in[3:0], sel[1:0], mux[1]);
38   mux2to1 m3 (mux[1], mux[2], sel[2], out);
39 endmodule
40

```

Log Share

[2023-08-25 04:52:33 UTC] iverilog "-wall" design.sv testbench.sv && unbuffer vvp a.out

Q.4 Design a Full Subtractor with Gate Level Modelling Style (use primitive gates)

EDA playground

Run Save* KnowHow WEBINARS All about SystemVerilog Arrays FREE 1 hour webinar - Wednesday Sept 6, 2023 REGISTER NOW

UVM / OVM None Other Libraries None OVL 2.8.1 SVUnit 2.11 Tools & Simulators Icarus Verilog 0.9.7 Compile Options Run Options Open EPWave after run Show output file after run Output File Name 3 Download files after run

testbench sv

```

1 //Assignment 2, Problem 4
2 //ID No. 21EL034
3
4 module full_subtractor;
5   wire D, B;
6   reg X, Y, Z;
7   full_subtractor Instance0 (D, B, X, Y, Z);
8
9   initial begin
10    X = 0; Y = 0; Z = 0;
11    #1 X = 0; Y = 0; Z = 1;
12    #1 X = 0; Y = 1; Z = 0;
13    #1 X = 0; Y = 1; Z = 1;
14    #1 X = 1; Y = 0; Z = 0;
15    #1 X = 1; Y = 0; Z = 1;
16    #1 X = 1; Y = 1; Z = 0;
17    #1 X = 1; Y = 1; Z = 1;
18    end
19
20   initial begin
21     $monitor ("%t, X = %d| Y = %d| Z = %d| B = %d| D = %d", $time, X, Y, Z, B,
22     D);
23     $dumpFile("dump.vcd");
24     $dumpvars();
25   end
26 endmodule

```

design sv


```

1 //Assignment 2, Problem 4
2 //ID No. 21EL034
3
4 module full_subtractor(
5   input a,
6   input b,
7   input c,
8   output diff,
9   output borr);
10
11   wire x,n2,z,n1;
12   xor s1(x,a,b);
13   not s3(n2,x);
14   not s4(n1,c);
15   and s5(y,n1,b);
16   xor s2(diff,a,x);
17   and s6(z,n2,a);
18   or (borr,y,z);
19 endmodule
20

```

Log Share

[2023-08-25 04:59:49 UTC] iverilog "-wall" design.sv testbench.sv && unbuffer vvp a.out

OUTPUT :**Q.5 Design a 2X4 decoder using gate level modelling**

EDA playground

UVM / OVM

Other Libraries

Tools & Simulators

Compile Options

Run Options

Log

Share

testbench sv

```

1 //Assignment 2, Problem 5
2 //ID No. 21EL034
3
4 module tb;
5   reg a,b,en;
6   wire [3:0]y;
7   decoder24_gate dut(en,a,b,y);
8
9   initial
10    begin
11      $monitor("en=%b a=%b b=%b y=%b",en,a,b,y);
12      en=1;a=1'b0;b=1'b0;#5
13      en=0;a=0;b=0;#5
14      en=0;a=0;b=1;#5
15      en=0;a=1;b=0;#5
16      en=0;a=1;b=1;#5
17      $finish;
18    end
19 endmodule

```

design sv

```

1 //Assignment 2, Problem 5
2 //ID No. 21EL034
3
4 module decoder24_gate(en,a,b,y);
5   input en,a,b;
6   output [3:0]y;
7   wire enb,na,nb;
8
9   not n0(enb,en);
10  not n1(na,a);
11  not n2(nb,b);
12
13  nand n3(y[0],enb,na,nb);
14  nand n4(y[1],enb,na,b);
15  nand n5(y[2],enb,a,nb);
16  nand n6(y[3],enb,a,b);
17
18 endmodule

```

[2023-08-25 05:07:20 UTC] iverilog '-wall' design sv testbench sv && unbuffer vvp a.out

en=1 a=1 b=0 y=1111
en=0 a=0 b=0 y=1110
en=0 a=0 b=1 y=1101
en=0 a=1 b=0 y=1011
en=0 a=1 b=1 y=0111

Q.6 Design a 4x1 mux using operators(use data flow)

EDA playground

UVM / OVM

Other Libraries

Tools & Simulators

Compile Options

Run Options

Log

Share

testbench sv

```

1 //Assignment 2, Problem 6
2 //ID No. 21EL034
3
4 module top;
5   wire out;
6   reg a;
7   reg b;
8   reg c;
9   reg d;
10  reg s0,s1;
11
12  m41 name(.out(out),.a(a),.b(b),.c(c),.d(d),.s0(s0),.s1(s1));
13
14  initial
15    begin
16      a=1'b0; b=1'b0; c=1'b0; d=1'b0;
17      s0=1'b0; s1=1'b0;
18      #500 $finish;
19    end
20
21  always #40 a<=a;
22  always #20 b<=b;
23  always #10 c<=c;
24  always #5 d<=d;
25  always #80 s0<=s0;
26  always #160 s1<=s1;
27
28  always@(a or b or c or d or s0 or s1)
29    $monitor("At time = %t, Output = %d", $time, out);
30
31 endmodule;

```

design sv

```

1 //Assignment 2, Problem 6
2 //ID No. 21EL034
3
4 module m41 ( input a,
5   input b,
6   input c,
7   input d,
8   input s0,s1,
9   output out);
10
11  assign out = s1 ? (s0 ? d : c) : (s0 ? b : a);
12
13
14 endmodule

```

[2023-08-25 05:11:13 UTC] iverilog '-wall' design sv testbench sv && unbuffer vvp a.out

OUTPUT :**Q.7 Design a Full adder using half adder**

EDA playground interface showing the Verilog code for a Full Adder using two Half Adders.

testbench.v

```

1 //Assignment 2, Problem 7
2 //ID No. 21EL034
3
4 module full_adder_tb;
5 reg a,b,cin;
6 wire sum,carry;
7
8 full_adder uut(a,b,cin,sum,carry);
9
10 initial begin
11   a = 0; b = 0; cin = 0;
12   #10
13   a = 0; b = 0; cin = 1;
14   #10
15   a = 0; b = 1; cin = 0;
16   #10
17   a = 0; b = 1; cin = 1;
18   #10
19   a = 1; b = 0; cin = 0;
20   #10
21   a = 1; b = 0; cin = 1;
22   #10
23   a = 1; b = 1; cin = 0;
24   #10
25   a = 1; b = 1; cin = 1;
26   #10
27   $finish();
28 end
29 endmodule

```

design.v

```

1 //Assignment 2, Problem 7
2 //ID No. 21EL034
3
4 module half_adder (
5   input a,b,
6   output sum,carry);
7
8   assign sum = a ^ b;
9   assign carry = a & b;
10
11 endmodule
12
13 module full_adder(
14   input a,b,cin,
15   output sum,carry);
16
17   wire c,c1,s;
18
19   half_adder ha0(a,b,s,c);
20   half_adder ha1(cin,s,sum,c1);
21   assign carry = c | c1;
22
23 endmodule

```

Log: [2023-08-25 05:17:03 UTC] iverilog '-wall' design.v testbench.v && unbuffer vvp a.out

OUTPUT :