

ASSIGNMENT – 1

Q1. Write a Verilog code for 2X4 decoder.

The screenshot shows the EDA Playground interface with two files: `testbench sv` and `design sv`.

testbench sv (SV/Verilog Testbench):

```

1 //Assignment 1, Problem 1
2 //ID No. 21EL034
3
4 module testbench;
5   reg a,b;
6   wire w,x,y,z;
7   decoder DUT(a,b,w,x,y,z);
8
9   initial
10    begin
11      #0 a=0; b=0;
12      #1 a=0; b=1;
13      #1 a=1; b=0;
14      #1 a=1; b=1;
15    end
16
17   initial
18    begin
19      $monitor($time, "a=%b,b=%b,w=%b,x=%b,y=%b,z=%b", a,b,w,x,y,z);
20    end
21 endmodule
22

```

design sv (SV/Verilog Design):

```

1 //Assignment 1, Problem 1
2 //ID No. 21EL034
3
4 module decoder(a,b,w,x,y,z);
5   output w,x,y,z;
6   input a,b;
7
8   assign w = (~a) & (~b);
9   assign x = (~a) & b;
10  assign y = a & (~b);
11  assign z = a & b;
12 endmodule
13
14

```

Log:

```

[2023-08-24 19:27:55 UTC] iverilog '-wall' design sv testbench sv && unbuffer vvp a.out
0a=0,b=0,w=1,x=0,y=0,z=0
1a=0,b=1,w=0,x=1,y=0,z=0
2a=1,b=0,w=0,x=0,y=1,z=0
3a=1,b=1,w=0,x=0,y=0,z=1
Finding VCD file...
No *.vcd file found. EPWave will not open. Did you use '$dumpfile("dump.vcd"); $dumpvars;'?
Done

```

Q2. Write a Verilog code for Full subtractor.

The screenshot shows the EDA Playground interface with two files: `testbench sv` and `design sv`.

testbench sv (SV/Verilog Testbench):

```

1 //Assignment 1, Problem 2
2 //ID No. 21EL034
3
4 module testbench;
5   reg X,Y,Z;
6   wire D,B;
7   FS DUT(D,B,X,Y,Z);
8
9   initial
10    begin
11      X=0; Y=0; Z=0;
12      #1 X=0; Y=0; Z=1;
13      #1 X=0; Y=1; Z=0;
14      #1 X=0; Y=1; Z=1;
15      #1 X=1; Y=0; Z=0;
16      #1 X=1; Y=0; Z=1;
17      #1 X=1; Y=1; Z=0;
18      #1 X=1; Y=1; Z=1;
19    end
20
21   initial
22    begin
23      $monitor($time, "X=%d, Y=%d, Z=%d, D=%d, B=%d", X,Y,Z,D,B);
24    end
25 endmodule
26

```

design sv (SV/Verilog Design):

```

1 //Assignment 1, Problem 2
2 //ID No. 21EL034
3
4 module FS(D,B,X,Y,Z);
5   output D,B;
6   input X,Y,Z;
7
8   assign D = X ^ Y ^ Z;
9   assign B = ~X & (Y ^ Z) | Y & Z;
10 endmodule
11
12

```

Log:

```

[2023-08-24 19:41:26 UTC] iverilog '-wall' design sv testbench sv && unbuffer vvp a.out
0X=0, Y=0, Z=0, D=0, B=0
1X=0, Y=0, Z=1, D=1, B=1
2X=0, Y=1, Z=0, D=1, B=1
3X=0, Y=1, Z=1, D=0, B=1
4X=1, Y=0, Z=0, D=1, B=0
5X=1, Y=0, Z=1, D=0, B=0
6X=1, Y=1, Z=0, D=0, B=0
7X=1, Y=1, Z=1, D=1, B=1
Finding VCD file...
No *.vcd file found. EPWave will not open. Did you use '$dumpfile("dump.vcd"); $dumpvars;'?
Done

```

Q3. Write a Verilog code for 2-bit comparator.

EDA playground

Run Save*

KnowHow WEBINARS All about SystemVerilog Arrays FREE 1 hour webinar - Wednesday Sept 6, 2023 REGISTER NOW

Playgrounds Profile

Brought to you by DOULOS

Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

SVAUnit 3.0
ClueLib 0.2.0
svlib 0.3

Enable TL-Verilog
Enable Easier UVM
Enable VUnit

Tools & Simulators

Icarus Verilog 0.9.7

Compile Options

-Wall

Run Options

Run Options

Open EPWave after run

Show output file after run

Output File Name

3

Download files after run

Examples

Community

Collaborate

testbench.v

```

1 //Assignment 1, Problem 3
2 //ID No. 21EL034
3
4
5 module testbench;
6   reg [1:0] x,y;
7   reg xgtyin, xltyin;
8   wire xgty, xlty, xety;
9
10
11   initial
12   begin
13     $dumpfile("dump.vcd");
14     $dumpvars;
15   end
16
17   initial
18   begin
19     x = 2'b0;
20     y = 2'b0;
21     xgtyin = 1'b0;
22     xltyin = 1'b0;
23
24     #10 x = 2'b01;
25     #10 y = 2'b10;
26     #10 xgtyin = 1'b1;
27     #10 xltyin = 1'b0;
28     #10 x = 2'b10;
29     #10 xltyin = 1'b1;
30     #10 x = 2'b11;
31     #10 $finish;
32   end
33
34   twobitcomp DUT(.xgtyin(xgtyin), .xltyin(xltyin), .x(x), .y(y), .xgty(xgty),
35     .xlty(xlty), .xety(xety));
36 endmodule

```

design.v

```

1 //Assignment 1, Problem 3
2 //ID No. 21EL034
3
4
5 module twobitcomp(xgtyin,xltyin,x,y,xgty,xlty,xety);
6   output xgty,xlty,xety;
7   input xgtyin,xltyin;
8   input [1:0] x,y;
9
10   assign xgty = xgtyin | (~xltyin & ((x[1]>y[1]) | ((x[1]==y[1]) |
11     (x[0]>y[0]))));
12   assign xlty = xltyin | (~xgtyin & ((x[1]<y[1]) | ((x[1]==y[1]) | (x[0]
13     <y[0]))));
14   assign xety = ~(xlty | xgty);
15 endmodule

```

Log Share

[2023-08-25 03:39:36 UTC] iverilog '-wall' design.v testbench.v && unbuffer vvp a.out


VCD info: dumpfile dump.vcd opened for output.

Finding VCD file...

./dump.vcd

EPWave

OUTPUT :



Q4. Write a Verilog code for 3 bit binary to Gray convertor.

```

// testbench.v
1 //Assignment 1, Problem 3
2 //ID No. 21EL034
3
4 module testbench();
5   reg [3:0] B,G;
6   reg [2:0] i;
7
8   initial
9   begin
10    $dumpfile("dump.vcd");
11    $dumpvars(1, tb);
12    B = 0;
13    i = 0;
14    #10;
15    B = 1;
16    #10;
17    for(i=0; i<=7; i = i+1) begin
18      B = B+1;
19      #10;
20    end
21  end
22
23  btog DUT(.G(G), .B(B));
24 endmodule
25
26
// design.v
1 //Assignment 1, Problem 4
2 //ID No. 21EL034
3
4 module btog(B,G);
5   input wire [3:0] B;
6   output reg [3:0] G;
7
8   always @(*) begin
9     G[3] = B[3];
10    G[2] = B[2] ^ B[3];
11    G[1] = B[1] ^ B[2];
12    G[0] = B[0] ^ B[1];
13  end
14 endmodule
15

```

Q5. Write a Verilog code for BCD to excess 3 convertors.

```

// testbench.v
1 //Assignment 1, Problem 5
2 //ID No. 21EL034
3
4 module testbench;
5   wire w,x,y,z;
6   reg a,b,c,d;
7
8   bcdtoe3 DUT(a,b,c,d,w,x,y,z);
9
10  initial
11  begin
12    $dumpfile("dump1.vcd");
13    $dumpvars(0, testbench);
14    $display("a b c d | w x y z");
15    // $monitorz(a," ",b," ",c," ",d," | ",w," ",x," ",y," ",z);
16    a=0;
17    b=0;
18    c=0;
19    d=0;
20    #5 a = 0; b = 0; c = 0; d = 0;
21    #5 a = 0; b = 0; c = 0; d = 1;
22    #5 a = 0; b = 0; c = 1; d = 0;
23    #5 a = 0; b = 0; c = 1; d = 1;
24    #5 a = 0; b = 1; c = 0; d = 0;
25    #5 a = 0; b = 1; c = 0; d = 1;
26    #5 a = 0; b = 1; c = 1; d = 0;
27    #5 a = 0; b = 1; c = 1; d = 1;
28    #5 a = 1; b = 0; c = 0; d = 0;
29    #5 a = 1; b = 0; c = 0; d = 1;
30  end
31 endmodule
32
// design.v
1 //Assignment 1, Problem 5
2 //ID No. 21EL034
3
4 module bcdtoe3(a,b,c,d,w,x,y,z);
5   input a,b,c,d;
6   output w,x,y,z;
7
8   assign w = (a | (b&c) | (b&d));
9   assign x = (((~b)&c) | ((~b)&d) | (b&(~c)&(~d)));
10  assign y = ((c&d) | ((~c) & (~d)));
11  assign z = ~d;
12 endmodule
13

```