## **ASSIGNMENT-2**

Q.1 Design 4-bit Ripple Carry Adder with the help of 1-bit adder

```
EDA playground
                                                                                                                                                             KnowHow All about SystemVerilog Arrays

All about SystemVerilog Arrays

All about SystemVerilog Arrays

All about SystemVerilog Arrays
                                                                                                                                                                                                                                                                 UVM / OVM @
                                                 testbench.sv +
                                                                                                                                                                                                                                                                                                                          SV/Verilog Design
                                                                                                                                                                                                              //Assignment 2, Problem 1
//ID No. 21EL034
   Other Libraries @
                                                          //Assignment 2, Problem 1
//ID No. 21EL034
   None
OVL 2.8.1
                                                          module RCA_TB;
wire [3:0] S, Cout;
reg [3:0] A, B;
reg Cin;
wire[4:0] add;
  ☐ Enable TL-Verilog ①
                                                                                                                                                                                                                assign {sum, cout} = {a^b^cin, ((a & b) | (b & cin) | (a & cin))};
//or
//orsign representation
 ☐ Enable Easier UVM (1)
☐ Enable VUnit (1)
                                                                                                                                                                                                          11 //or
12 //assign sum = aAbAcin;
13 //assign cout = (a & b) | (b & cin) | (a & cin);
14 endmodule
                                                             \label{eq:carry_adder} \begin{array}{l} ripple\_carry\_adder\ rca(A,\ B,\ Cin,\ S,\ Cout);\\ assign\ add\ =\ \{Cout[3],\ S\}; \end{array}
  ▼ Tools & Simulators ②
                                                         initial begin

Smonitor("A = %b: B = %b, Cin = %b --> S = %b, Cout[3] = %b, Addition = %d", A, B, Cin, S, Cout[3], add);

A = 1; B = 0; Cin = 0; #3;

A = 2; B = 4; Cin = 1; #3;

A = 4'hb; B = 4'hb; Cin = 0; #3;

A = 5; B = 3; Cin = 1; #3;

Sfinish;

end
  Icarus Verilog 0.9.7
                                                                                                                                                                                                          15

16 module ripple_carry_adder #(parameter SIZE = 4) (

17 input [SIZE-1:0] A, B,

18 input Cin,
                                                                                                                                                                                                                input [SIZE-1:0] A, B,
input Cin,
output [SIZE-1:0] S, Cout);
  Run Options
 Open EPWave after run
                                                                                                                                                                                                                 initial begin
  $dumpfile("waves.vcd");
$dumpvars;
                                                                                                                                                                                                                generate // This Will Distant
for(g = 1; g<SIZE; g++) begin
full_adder fa(A[g], B[g], Cout[g-1], S[g], Cout[g]);</pre>
 ☐ Show output file after run
  Output File Name
```

#### **OUTPUT:**


```
A = 0001: B = 0000, Cin = 0 --> S = 0001, Cout[3] = 0, Addition = 1

A = 0010: B = 0100, Cin = 1 --> S = 0111, Cout[3] = 0, Addition = 7

A = 1011: B = 0110, Cin = 0 --> S = 0001, Cout[3] = 1, Addition = 17

A = 0101: B = 0011, Cin = 1 --> S = 1001, Cout[3] = 0, Addition = 9
```

Q.2 Design D-flipflop and reuse it to implement 4- bit Johnson Counter




ID No. 21EL034


#### **OUTPUT:**



## Q.3 Reuse 2:1 Mux code to implement 8:1 Mux



# Q.4 Design a Full Subtractor with Gate Level Modelling Style (use primitive gates)




ID No. 21EL034


### **OUTPUT:**



## Q.5 Design a 2X4 decoder using gate level modelling



## Q.6 Design a 4x1 mux using operators (use data flow)




ID No. 21EL034

### **OUTPUT:**



## Q.7 Design a Full adder using half adder



### **OUTPUT:**

