
ASSIGNMENT – 1

Q1. Write a Verilog code for 2X4 decoder.



Q2. Write a Verilog code for Full subtractor.

```
EDA playground
                                                                                                                           KnowHöw
                                      \oplus
  DOULOS
                                                                                                                                                                                                                                                        SV/Verilog Design
                                             //Assignment 1, Problem 2
//ID No. 21EL034
  Languages &
Libraries
                                             module testbench;
                                                                                                                                                                  module FS(D,B,X,Y,Z);
  Testbench + Design
                                               reg X,Y,Z;
wire D,B;
FS DUT(D,B,X,Y,Z);
  UVM / OVM ②
                                               initial begin X=0; Y=0; Z=0; #1 X=0; Y=0; Z=1; #1 X=0; Y=0; Z=1; #1 X=0; Y=1; Z=0; #1 X=1; Y=0; Z=1; #1 X=1; Y=0; Z=1; #1 X=1; Y=0; Z=1; #1 X=1; Y=1; Z=1; end initial
                                                                                                                                                                     assign D = X \wedge Y \wedge Z;
assign B = \sim X \& (Y \wedge Z) \mid Y \& Z;
ndmodule
 None
OVL 2.8.1
 SVUnit 2.11
☐ Enable TL-Verilog €
                                               end
initial
begin
$monitor($time, "X=%d, Y=%d, Z=%d, D=%d, B=%d", X,Y,Z,D,B);
 ▼ Tools & Simulators o
                                             end
endmodule
 Icarus Verilog 0.9.7
  Compile Options
                                      Run Options
                                                                0X=0, Y=0, Z=0, D=0, B=0
Open EPWave after run
                                                                1X=0, Y=0, Z=1, D=1, B=1
2X=0, Y=1, Z=0, D=1, B=1

☐ Show output file after run

    Download files after run


                                                                3X=0, Y=1, Z=1, D=0, B=1
                                                                4X=1, Y=0, Z=0, D=1, B=0
5X=1, Y=0, Z=1, D=0, B=0
Examples
                                                                6X=1, Y=1, Z=0, D=0, B=0
7X=1, Y=1, Z=1, D=1, B=1
▶ Community
                                       Finding VCD file...

No *.vcd file found. EPWave will not open. Did you use '$dumpfile("dump.vcd"); $dumpvars;'?
 202
```


Q3. Write a Verilog code for 2-bit comparator.



OUTPUT:



Q4. Write a Verilog code for 3 bit binary to Gray convertor.



Q5. Write a Verilog code for BCD to excess 3 convertors.

