MUltipleXer (MUX)

1-bit ALU design


Multiplexer

 A logic circuit that accepts data from more than one inputs and routes the data to a SINGLE output.




16-Channel Analog Multiplexer/Demultiplexer


Multiplexer: Block Diagram



Multiplexer: Block Diagram



Multiplexer: Block Diagram




Multiplexer: Characteristic

The multiplexer is programmed through the select inputs to establish a connection between the output and the data inputs.

Design a 2-1 Multiplexer

Inputs = 2


Output = 1



Design a 2-1 Multiplexer

Inputs = 2


Output = 1



Therefore we need n=1 select line.

Logic: Truth Table

S	D1	D0	Υ
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	




If
$$S = 0 \Rightarrow Y = D0$$

If $S = 1 \Rightarrow Y = D1$

Logic: Truth Table

S	D1	D0	Υ
0	0	0	→ 0
0	0	1	→ 1
0	1	0	→ 0
0	1	1	→ 1
1	0	0	
1	0	1	
1	1	0	
1	1	1	




If
$$S = 0 => Y = D0$$

If $S = 1$

Logic: Truth Table

S	D1	D0	Υ
0	0	0	→ 0
0	0	1	→ 1
0	1	0	→ 0
0	1	1	→ 1
1	0	0	→ ⁰
1	0	1	\rightarrow 0
1	1	0	→ 1
1	1	1	→ 1



If
$$S = 0 \Rightarrow Y = D0$$

If $S = 1 \Rightarrow Y = D1$

Logic: Truth Table; K-Map

S	D1	D0	Υ
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

D1D0	S=0	S=1
00		
01		
11		
10		

Y


Logic: Truth Table; K-Map

S	D1	D0	Υ
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

D1D0	S=0	S=1
00	0	0
01	1	0
11	1	1
10	0	1


Y

Simplified logic equation



$$Y = D0S + D1S$$

Logic Diagram



$$Y = D0S + D1S$$

Applications

- Computer Switcher
 - Many PC's to use a single printer
- Security Monitoring System
 - Use many cameras to monitor an area; 1 computer monitor for the security person
- Data Communications
 - Many users transmit to a single line.

A logic circuit can be implemented with:

Basic logic gates (AND, OR, NOT)

NAND gates (universal gate)

NOR gates (universal gate)

Decoders

and ... Multiplexers


A MULTIPLEXER CAN IMPLEMENT LOGIC FUNCTIONS

Demultiplexer (DMUX)

Demultiplexer

 Is an electronic switch that routes incoming data signals to one of several lines.


Demultiplexer: Block Diagram



CSIT-MSU

20


Demultiplexer: Block Diagram



CSIT-MSU

21

Demultiplexer: Block Diagram



Design a 1-2 demultiplexer


```
Input = 1
```

Outputs = 2

Design a 1-2 demultiplexer

Input
$$= 1$$

Outputs $= 2$




Therefore we need n = 1 select line.

Truth Table

D	S	Y0	Y1
D	0	D	0
D	1	0	D

Logic Equations


D	S	Y0	Y1
D	0	D	0
D	1	0	D



$$Y0 = SD$$

$$Y1 = SD$$


Logic Diagram



$$Y0 = S$$
 D

$$Y1 = SD$$

Logic Diagram



CSIT-MSU


28

Application; Data Routing

From a digital computer route data to all electronic devices:

- Plotter
- Color Laser Printer
- 3D Printer
- Monitor
- Sensors


(next ALU design)



DESIGN: 1-BIT ALU

1-bit ALU


Design: 1-bit ALU, to perform the following logical and arithmetic operations:



Just an academic ALU


1-bit ALU

Design: 1-bit ALU, to perform the following logical and arithmetic operations:




How many inputs ... how many outputs ?

(?)-inputs; (?)-output




a AND b NOT b a + b a - b

a AND b




a AND b NOT b a + b a - b

NOT b




a AND b
NOT b
a + b
a - b

$a+b (C_{in} = 0)$




a AND b NOT b a + b a - b

$a-b (C_{in} = 1)$



a AND b NOT b a + b a - b


... and a




a AND b NOT b a + b a - b

... and a 4-1 MUX


s ₀	S ₁	Out
0	0	AND
0	1	NOT
1	0	Add & Sub
1	1	Х






Therefore


s ₀	s ₁	Out
0	0	AND
0	1	NOT
1	0	Add & Sub
1	1	X




- If the select lines are: (01), the ALU will perform: NOT
- If the select lines are: (10), the ALU will perform: Add & Sub (using the Cin, 0 and 1 for Add and Sub)
- The select state (11) is unused.




1-bit ALU



1-bit ALU




74181 ALU




http://www.righto.com/2017/01/die-photos-and-reverse-engineering.html

74181 ALU die




INTEL 8008 8-bit CPU




http://www.righto.com/2016/12/die-photos-and-analysis-of_24.html


ALU



VHDL ... 1-bit ALU;



Timing



VHDL code

```
ENTITY aluvhd1 IS

PORT ( x, y, A, B, cin : IN BIT ;

cout, output : OUT BIT ) ;

END aluvhd1 ;

ARCHITECTURE LogicFunc OF aluvhd1 IS


BEGIN

cout <= (x AND (y XOR cin)) OR (cin AND (x XOR (y XOR cin))) ;

output <= (x AND y AND (NOT A) AND (NOT B)) OR ((x OR y) AND (NOT A) AND B) OR ((NOT y) AND A AND (NOT B))

OR (A AND B AND (cin XOR (x XOR (y XOR cin)))) ;

END LogicFunc ;
```



... are the same

