
**Sequential Logic Circuits** 

**REGISTERS** and **RAM** (Memory)



#### Combinational Logic Circuits

- The logic circuits [adders, decoders, encoders and multiplexers ...] that we used or designed up to now are referred as "combinational logic circuits"
- In the combinational logic, time is not involved
- Output = f (current inputs)

Logic circuits with **no** memory = Memoryless

#### Memory

- In computer systems, memory is also a major component.
- The need to store prior information (data) is a must ...
- Computers store data in a variety of memories (RAM, Flash, ROM, ....)
- Logic circuits that store data dynamically are referred as "Sequential Logic Circuits".

#### Sequential Logic Circuits

- Time is involved ...
- The output(s) depends on past as well as present inputs.
- Output = f (current inputs, past inputs, past outputs)
- The output(s) are known as states.

Logic circuits with memory

#### Sequential Logic Circuits

- The basic component of a sequential logic circuit is a logic device that is referred as Latch/ Flip-Flop
- Latches and Flip-Flops store a single bit of data until the stored value is overwritten.


#### Latches, Flip Flops

- Latch: [level sensitive storage element]
- Flip-Flop: [ edge triggered storage element ]
   Types of Latches:
- S-R latch, J-K latch, D latch (= gated D latch)
   Types of Flip-Flops (FF):
- D-FF, D-FF with enable, Scan-FF, JK-FF, T-FF.

#### D-Flip Flop (D-FF)

- A logic device that stores one bit of binary data.
- The value of the stored bit is "Flipped" back and forth between the two binary states (1 and 0).
- Note that the D type Flip-Flop is the easiest basic sequential device that can be "understood" and used in design.
- D = Data of Delay

# D-FF (Truth Table)



D	Q	State
0	0	reset
1	1	set


$$Q = D$$

D = Input

Q = Output

E = Enable or Clock (CLK)

#### Inside a D-FF ...




#### Flip Flops are "Tools"

The Flip-Flops are the "Tools" to (understand) design ...

- Registers
- Digital (Binary) Counters
- -RAM

# Registers



#### **MIPS**

Register Number	Mnemonic Name
\$0	zero
\$1	\$at
\$2,\$3	\$v0,\$v1
\$4-\$7	\$a0-\$a3
\$8-\$15	\$t0-\$t7
\$16-\$23	\$s0-\$s7

#### Register

Dynamic logic elements capable of storing an array of bits.






32-bit Register

101011 1001	01000	0000 0000 0011 0100
-------------	-------	---------------------

#### Memory system


Dynamic logic elements of storing a matrix of bits.

#### 36-bit Memory



#### Register

- A temporary storage logic component
- It is completely transparent to user, and even to programmer (except Assembly Language)
- A n-bit register is capable of storing n-bit numbers in the range:



#### Therefore

Latch (Flip-Flop): Can store a single bit

Register: Can store an array of bits

Memory: Can store a matrix of bits

# Registers: RISC-V CPUs

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5-7	t0-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

#### Types of Registers

- Processor registers
- Data registers
- Address registers
- Conditional registers
- Special registers
- Control and status registers (PC & IR)
- Floating point registers
- .....
- Shift registers.


## Shift Register


- A register that its contents are shifted ...
- How?




4-bit Register


## Shift right and left (4-bit register)






# Parallel/Serial (4-bit register)






#### Buffer (Data Parallel-in/ Data Parallel-out)





#### Data movement




#### Registers (Examples)


- 1. Data Parallel-in / Data Parallel-out
- 2. Data Serial-in / Data Parallel-out
- 3. Data Serial-in / Data Serial-out









The data stored in the register are available at all time at the output lines



#### 2) Serial-in parallel-out shift register




#### 2) 4-bit serial-in parallel-out shift register




# 3) Serial-in Serial-out shift Register




# 3) 4-Bit Serial-in Serial-out shift Register






Z80 CPU


#### Die of the Z80 microprocessor (CPU)



# Memory



## ROM...RAM...Cache (Memories)



## Types of Memory

- ROM
- RAM
- Cache (?)
- Flash (?)

## Types of Memory

- ROM (read-permanent)
- RAM (read/write-temporary)
- Cache (very fast RAM-temporary)
- Flash (new fast RAM-permanent)

## Types of Memory

- ROM
- RAM
- Cache
- Flash
- Magnetic disc (Hard, Floppy, Zip, ...)
- Tape
- Optical (CD-ROM, CD-R, CD-RW, WORM, DVD-ROM)

#### ROM++

- PROM (Programmable ROM)
- EPROM (Erasable Programmable ROM)
- EEPROM (Electrically EPROM)



#### **RAM**


- Dynamic → D-RAM
- Static → S-RAM
- Video → V-RAM

How do use D-RAM and S-RAM?

#### D-RAM

- Good for large memory systems
- Low cost: Requires 1 transistor for storing
- Requires refreshing (recharging), thousands of times per second, of the stored information (electric charge in a capacitor) as it loses the data.

## D-RAM basic memory cell



NMOS (N-type metal-oxide-semiconductor)

### Refreshing


- Typical refresh rates: 7.8, 15.6, ...,128 μsec
- Refreshing is done...
  - Counters, Voltage pulses
  - "Self-refresh mode"
  - [ Memory chip controller (MCC) ]

### D-RAM is the ...


• ?...? Memory

### D-RAM is the ...

Main (system) Memory



### **RAM**



## In general the computer memory...

- The memory is build in powers of 2.
- Example:
  - 1Kb  $= 2^{10} = 1,024$  bits
  - $64 \text{ Kb} = 2^{16} \text{ bits}$

### Main operations of the memory

- Write = Store information to RAM
- Read = Load information from RAM

#### S-RAM

- Stores binary information without the necessity of periodic refreshing
- High cost: Requires 4 or 6 transistors
- Good for small memory systems


### S-RAM is the ...

• ?...? Memory

### S-RAM is the ...


Cache Memory

#### 4 to 6 Transistors




"SRAM Cell (6 Transistors)" by Inductive load -Own work. Licensed under Public Domain via Wikimedia Commons -

http://commons.wikimedia.org/wiki/File:SRAM\_ Cell\_(6\_Transistors).svg#/media/File:SRAM\_C ell\_(6\_Transistors).svg




# S-RAM is the ... Cache Memory



### Cache Memory; Today ... 2 or 3 levels

- On chip (L1) cache memory
- On/off chip (L2) cache memory
- On/off chip (L3) cache memory




Cache memory = Shared memory between the available cores

## Today CORTEX -A77 (2020)

#### Cortex-A77: Redefined mobile device performance


arm

- Built with upgrades in mind
  - Key architecture and interfaces aligned with Cortex-A76
  - Support for DynamIQ Shared Unit (DSU)
- Key features:
  - Armv8.2 architecture, AArch32 and AArch64 support
  - 64KB L1 I/D caches
  - 256KB and 512KB private L2 caches
  - Up to 4MB shared L3 cache
- big.LITTLE capable using Cortex-A55





CITM © 2019 Arm Limit

### 10-Core CPU with Cache Memory (i7-6950X)



### 10-Core CPU with Cache Memory (i7-6950X)






## The Apple A7/Cyclone core



```
CPU Codename----- Cyclone,
ARM ISA----- ARMv8-A(32/64),
Issue Width----- 6 micro-ops,
Reorder Buffer Size----- 192 micro-ops,
Branch Mispredict Penalty---16 cycles (14 – 19),
Integer ALUs----- 4,
Load/Store Units----- 2.
Load Latency----- 4 Cycles,
Branch Units----- 2.
Indirect Branch Units----- 1,
FP/NEON ALUs-----3,
L1 Cache----- 64KB I$ + 64KB D$,
L2 Cache----- 1MB,
L3 Cache----- 4MB.
```

# https://www.top500.org/

Summit - IBM Power System AC922



More than 2,414,592 cores

## Typical values (2019)

- DRAM = up to ? GB
- SRAM = up to ? MB (level-3)


## Typical PC values (2019)

- DRAM = up to 8-128 GB
- SRAM = up to 8 MB (level-3).


# CPU




# Cache Memory




# Main Memory




### Hard disk




### Three Levels of Cache Memory




## Cache Memory ... RAM



# **CPU** and System Memory



## Cache Memory



### **RAM**


S-RAM (Cache)	D-RAM (Main)
Small & Fast	Slow & Large
<ul><li>Complex</li></ul>	<ul><li>Simple</li></ul>
<ul><li>No refresh</li></ul>	<ul><li>Refresh needed</li></ul>
<ul><li>More expensive</li></ul>	Less expensive

### Specialized RAM is the VRAM


- VRAM = Video RAM
- Dual ported Dynamic RAM
- Can write while someone else reads.




## The Memory Hierarchy




## Memory cell






## Basic memory cell




Design a 16x4 bits RAM memory


## Memory system: 16 x 4 bits




## Data inputs




## Data outputs




## Read/Write (R/W) line




## Address lines: $4 (16 = 2^4)$



### With a 2-4 Decoder 2 lines are fine ...







### A 1Kb DRAM memory chip

 $1Kb = 1024 = 2^{10}$  bits

### 1024 x 16 memory (1Kb x 16)



#### Memory design using memory-chips




# Use two 64K x 4 ROM memory modules to create a 64K x 8 ROM memory system.

How many bits has the:


- → Data bus (?)
- → Address bus (?)

## 64K x 8 ROM, using 2-64 x 4




#### 64K x 8 ROM, using 2-64 x 4

Address bus: A0-A15 = 16



#### 64K x 8 ROM, using 2-64 x 4

Address bus: A0-A15 = 16



Address Bus: 16


Data Bus: 8

# Use (?) 64K x 4 ROM memory modules to create a 64K x 16 ROM memory system.

How many bits has the:


- → Data bus (?)
- → Address bus (?)

#### 64 K x 16 ROM



#### 64 K x 16 ROM

Address bus: A0-A15 = 16



Address Bus: 16

Data Bus: 16


# Use (?) 1k x 8 RAM memory modules to create a 4k x 8 RAM memory system.

How many bits has the:

- → Data bus (?)
- → Address bus (?)

## 4K x 8 (using 1Kx8) RAM

Address bus: A0-A9 = 10




Data Bus: D0-D7 = 8

What else?




Address bus: A0-A9 = 10




Data Bus: D0-D7 = 8

### 4K x 8 (using 1Kx8's) RAM



## RAM Memory board




#### Design a 2K x 8 Memory system using: RAM (1K x 8) + ROM (1K x 8)


How many bits has the:

- → Data bus (?)
- → Address bus (?)


#### Address bus:

















Address Bus: 10+A10 = 11

Data Bus: 8

#### Equivalently using a decoder





Address Bus: 11

Data Bus: 8

#### ROM & RAM

#### ROM RAM Store instructions Allows data (temporary) to be read or written ... (permanent) to communicate with Store (temporary) CPU hardware components and memory transfers (Input/Output devices) Stores (temporary) Store instructions currently used program (permanent) to implement instructions ... functions (logic, arithmetic, ...)

We studied ...

