Department of Artificial Intelligence and Data Science

Experiment No.6
1mplement Carry Look Ahead Adder.
Name: OM N PATIL
Roll Number:43
Date of Performance:
Date of Submission:


Aim: . To implement carry look ahead adder.

Objective: It computes the carries parallely thus greatly speeding up the computation.

- 1. TO understanding behaviour of carry lookahead adder from module designed by the student as part of the experiment
- 2. To understand the concept of reducing computation time with respect of ripple carry adder by using Carry generate and propagate functions.
- 3. The adder will add two 4 bit numbers

Theory:

To reduce the computation time, there are faster ways to add two binary numbers by using carry lookahead adders. They work by creating two signals P and G known to be Carry Propagator and Can-y Generator. The carry propagator is propagated to the next level whereas the carry generator is used to generate the Output carry ,regardless Of input carry. The block diagram of a A-bit Carry Lookahead Adder is shown here below



CSL302: Digital Logic & Computer Organization Architecture Lab

The number of gate levels for the carry propagation can be found from the circuit of full adder. The signal from input carry Cin to output carry Cout requires an AND gate and an OR gate,

Vidyavardhini's College of Engineering & Technology



Vidyavardhini's College of Engineering & Technology

Department of Artificial Intelligence and Data Science

which constitutes two gate levels. So if there are four full adders in the parallel adder, the output carry C5 would have 2 X 4 = 8 gate levels from Cl to C5. For an n-bit parallel adder, there are 2n gate levels to propagate through.

Design Issues:

The corresponding boolean expressions are given here to construct a carry lookahead adder. In the carry-lookahead circuit we ned to generate the two signals carry propagator(P) and carry generator(G),

Pi = Ai Bi

Gi=Ai Bi

The output sum and carry can be expressed as Sumi

= Pi Ci

Having these we could design the circuit. We can now write the Boolean function for the carry output of each stage and substitute for each Ci its value from the previous equations: Cl -GO+PO - CO

$$C2=G1 + P1 \cdot C1 = G1 + PI - GO + P1 \cdot P0 \cdot CO$$

 $C3=G2 + P2 C2=G2P2 G1 + P2 \cdot PI GO + P2 \cdot PI \cdot PO. CO$

Procedure:


Procedure to perform the experiment: Design of Carry Look ahead Adders 1) Start the simulator as directed. This simulator supports 5-valued logic.

- 2) To design the circuit we need 7 half adder, 3 OR gate, 1 V+(to give 1 as input), 3 Digital display(2 for seeing input and I for seeing output sum), 1 Bit display(to see the carry output), wires.
- 3) The pin configurations of a component are shown whenever the mouse is hovered on any canned component of the palette or press the 'show pinconfig' button. Pin numbering starts from I and from the bottom left corner (indicating with the circle) and increases anticlockwise.
- 4) For half adder input is in pin-5,8 output sum is in pin-4 and cart-y' is pin-I
- 5) Click on the half adder component(in the Adder drawer in the pallet) and then click on the position of the editor window where you want to add the component(no drag and drop,

CSL302: Digital Logic & Computer Organization Architecture Lab

simple click will serve the purpose), likewise add 6 more full adders(from the Adder drawer in the pallet), 3 OR gates(from Logic Gates drawer in the pallet), I V+, 3 digital display and I bit Displays(from Display and Input drawer of the pallet, if it is not seen scroll down in the drawer)

6) TO connect any two components select the Connection menu Of Palette, and then click on the Source terminal and click on the target terminal. According to the circuit diagram connect all the components; connect V+ to the upper input terminals of 2 digital displays according to you input. Connect the OR gates according to the diagram shown in the




Department of Antinetal Interngence and Data Selence

Connect the sum (pin-4) of those adders to the terminals ofthe third digital display which will give output sum. After the connection is over click the selection tool in the pallet.

7) See the Output; in the screenshot diagram we have given the value 0011 (3) and 0111 (7) so get 10 as sum and O as cany You can also use many bit switches instead of V+ to give input and by double clicking those bit switches can give different values and check the result.

Circuit diagram Of Carry Look Ahead Adder:



Components required:


The components needed to create 4 bit carry look ahead adder is listed here -

- I. 7 half-adders: 4 to create the look adder circuit, and 3 to evaluate Si and Pi Ci
- 2. 3 OR gates to generate the next level carry Ci+l
- 3. wires to connect
- 4. LED display to obtain the output

Screenshots of Carry Look Ahead Adder:

CSL302: Digital Logic & Computer Organization Architecture Lab

Vidyavardhini's College of Engineering & Technology Department of Artificial Intelligence and Data Science



Conclusion: The goal was to design a carry look-ahead adder, a high-speed circuit that computes carry signals in parallel, optimizing addition efficiency and reducing propagation delays.