# IRAM Cache & Address Translation — Mini-Report

## Group 327 – Omri Dassa, Ori Yeffet

#### **Our progress:**

- ASIC product flow Amir, our advisor lectured us about the ASIC product flow the methodologic flow of planning and developing a network product.
- Networking and Ethernet we read several materials about Networking and Ethernet:
  - o CompTIA Network+ Certification 1'st Chapter of Network fundamentals.
  - Fujitsu's TCP/IP protocols tutorial
- Logic design fundamentals
  - o Frank Vahid's digital design chapters 1-6
- Intro to Verilog we participated in an Intel course for introduction to Verilog. The course covered:
  - o Module structure
  - Lexical rules
  - o Data types
  - Structural & behavioral modeling
  - Generates
  - Hardware elements
  - o TB
  - Design guidelines
- Full adder our 'Hello World' assignment. As an exercise we implemented Full Adder of several variations.
  - o The exercise and our solution is at the end of this report.
  - By having this exercise not only we made first contact with Verilog but also:
    - Learned on compiling and elaboration a project.
    - Experienced the Unix environment and Intel Git system.

#### What's next?

- Advanced logic design methodologies.
- Networking PCIe
- Introduction to Verification and Validation
- Another exercise FIFO
- Introduction to simulation and implementation tools

#### The Adder exercise:

- 1. Design an adder of 1 bit:
  - inputs 2 signals of 1 bit, output signal of their sum. Use blocks of full-adders. Link for help: http://en.wikipedia.org/wiki/Adder\_(electronics)
- 2. Design an adder of n bit:
  - inputs 2 signals of n bits, output signal of their sum.
- 3. Synthesize your design

### **Our solution:**

```
1 bit Full Adder
                                                   n bit Full Adder
module full_adder1(
                                                   module full_adder_n #(
                                                            parameter
                                                                                     N=2)
        input
                         х,
        input
                         у,
        input
                         ci,
                                                            input [N-1:0]
                                                                                     х,
                                                           input [N-1:0]
        output reg
                         s,
                                                                                     у,
        output reg
                                                            output reg [N:0]
                         со
                                                                                     S
        );
                                                            );
        assign s = x^y^c;
                                                            wire [N-2:0]
                                                                                     co;
        assign ci = (x\&\&y) | (x\&\&ci) | (y\&\&ci);
                                                           full_adder1 fa_b (
endmodule // full_adder1
                                                                            (x[0]),
                                                                    .x
                                                                    .y
                                                                            (y[0]),
                                                                            (1'b0),
                                                                    .ci
                                                                            (s[0]),
                                                                    .s
                                                                    .co
                                                                            (co[0])
                                                            );
                                                            generate
                                                                    genvar i;
                                                                    for (i=1; i<(N-1); i=i+1) begin
                                                                            full_adder1 fa_n (
                                                                                     .x
                                                                                             (x[i]),
                                                                                             (y[i]),
                                                                                     .y
                                                                                             (co[i-1]),
                                                                                     .ci
                                                                                     .s
                                                                                             (s[i]),
                                                                                     .co
                                                                                             (co[i])
                                                                            );
                                                                    end
                                                            endgenerate
                                                            full_adder1 fa_l (
                                                                            (x[N-1]),
                                                                    .x
                                                                            (y[N-1]),
                                                                    .y
                                                                    .ci
                                                                            (co[N-2]),
                                                                    .s
                                                                            (s[N-1]),
                                                                            (s[N])
                                                                    .co
                                                            );
                                                   endmodule // full_adder_n
```