





Scanned with CamScanner











Types of ADC
1) Successive Approximation type ADC 2) Dual slope ADC.
1) Dual slope ADC
- In this, the integrator generates two different yamps, one with the known availage input valtage VA and another with a known reference voltage
VA and another with a known reference vollege - Vref. Hence it is called as dual slope ADC.
 Scanned with OKEN Scanner





since ramp generalor voltage starts at ov, decreasing down to -Vs and then increasing up to cv, the amplitude of negative and positive ramp voltages can be equated as


$$t2 = -t1 \frac{VA}{Vxe}$$

Thus the unknown analog input voltage VA is proportional to the time period to.

Date / /

* Draw the circuit of successive approximation type ADC and explain its working.

The successive approximation AID converter is shown below:



- An analog voltage (VA) is constantly compared with voltage Vi, using a comparator.

- The output produced by comparator (Vo) is applied to an electronic programmer.


- If Va=Vi then Vo=0 & then no conversion is required. The programmer displays the value of Vi in the Form of digital off.

- But if Va > Vi, then value of Vi is increased by 50% of earlier value.

- If Va/Vi, then Vi is decreased by 50% of earlier value.

Thes new value is converted into analog form by DIA converter sous to compare it with va again. This procedure is repeated till we get Va=Vi.

List various specifications of DAC 1> Resolution: The smallest possible change in the analog owput that is affected by a unit change (1.e. one bit) in digital input is known as the resolution of DAC % Resolution = VFS X 100, where 2n-1 VFS > Full scale voltage 2) Linearity: The linearity of DAC is a measure of the precision with which the linear input output relationship is satisfied. 3> Accuracy: The accuracy of DAC is defined as the closeness of the output analog voltage to the expected 4) settling time: It is defined as the amount of time necessary to settle to an analog output value of desired accuracy 1. e within I LSB of the final value after the digital input has changed 5) Temperature stability: The analog output of DAC should not change due to change in temperature. 6> speed: It is defined as the time needed to Perform a conversion From digital to analog. St. John College of Humanities and Sciences



SPAM

ERAM stands for excessive Random DRAM stands for Dynam Error Random Access memon to

Each state RAMCELL'IS Alphop.

more number of components poscell

Less number of memory cell / unit area

Dog not require retresting

Faster memories

Power consumption West

faster inspeed.

Less storage Capacity

Bits stored in form of vollage

cheaper

Compare Volatile & Non-voletile memory

fol atile memory

The memory required electrical stored is couled to keep information withouthood of electrical information withouthood of electrical power

All RAM s cere volatlemenorles informations to red is lest

when power is switched ofthe

used for temporary storage of information.

Stored information is returned ces longas pouls y

DRAM

EES Pandom Access memons Each dynamic RAM cree consist of MOSPET and Re only two componente pez

more number of memory

sequire refreshing.

slower memorles.

Persez consumption is more sween insped.

more storage capacitey.

BKs stored in form of charges Expensive.

> 2 house may. Mon-volatile memory

is called non volcetile memory


All Roms, eure ERROMS nonvolcide memories. informations cored is returned even after power is OF 12

used for permanent storage of information-

No effect of power, - noisemental los rota no

Scanned with CamScanner

2 REPROM and EEPROM	1E2PRom
le sprom and EEPTO	
	Eli
	annon Stario
as an extende for	Eppon stands Esecable Drogrammable
Propositionals for Exercise Programmeste Electrically Exercise Regrammeste Programmeste Programm	Read only memory
	ultraviolet light is used to
al postructure - 3	Requires 20-30min 608
- ran be excess	
Time loms. Low density	1tigh density.
	chamer theen 22 12011.
f expension ful	Chiphous to be removed from the circuit for exceeding of re
Not required to remove the chip from the circuit for	the circuit for orasing
exactly and refregi	it is mording verson of
It morders ressor	PROM.
- EELBON),	
Epternal) Eppenm & Flash	
Eppenell) Compare Eppom & Ricush	Plansh
EPROM	
	can be erased block by
Can be exceed only byte	block by gwing dectrice
by by te by gwing electric pulses.	pulses -
erecting p	4
Byte programmable	Block programmable
Dyte ping.	
Cost is more	Cost well
Programming is foster	Progreemming is
	Slowez.



Scanned with CamScanner

PLA PLA	ONI	
rogrammable logic	Programmable Array logic	
Both AND & DR correct core Programmable. 1t 95 costly	ORanney Letwed and AN Dansey ? a programmable	
1t 92 complex. Large no. of function ca be implemented.	It is cheapers If is simple n trovides the limited no of	
Elexipshita. brodrowms	ng Offersless flexibility but	
any no. of terms.	l'impted no of lens.	5