

Assignment 2

Link to this [Assignment](#)
Link to [top of repository](#)

Preparation

Binary comparator:

Truth table

Dec. equivalent	B[1:0]	A[1:0]	B is greater than A	B equals A	B is less than A
0	00	00	0	1	0
1	00	01	0	0	1
2	00	10	0	0	1
3	00	11	0	0	1
4	01	00	1	0	0
5	01	01	0	1	0
6	01	10	0	0	1
7	01	11	0	0	1
8	10	00	1	0	0
9	10	01	1	0	0
10	10	10	0	1	0
11	10	11	0	0	1
12	11	00	1	0	0
13	11	01	1	0	0
14	11	10	1	0	0
15	11	11	0	1	0

$$\text{equals}_{\text{SOP}} = \overline{B_1}\overline{B_0}\overline{A_1}\overline{A_0} + \overline{B_1}B_0\overline{A_1}\overline{A_0} + B_1\overline{B_0}\overline{A_1}\overline{A_0} + B_1B_0\overline{A_1}\overline{A_0}$$
$$\text{less}_{\text{POS}} = (\overline{B_1} + B_0 + A_1 + A_0) \cdot (\overline{B_1} + \overline{B_0} + A_1 + A_0) \cdot (\overline{B_1} + \overline{B_0} + A_1 + \overline{A_0}) \cdot (\overline{B_1} + B_0 + A_1 + A_0) \cdot (\overline{B_1} + B_0 + A_1 + \overline{A_0}) \cdot (\overline{B_1} + B_0 + \overline{A_1} + A_0) \cdot (\overline{B_1} + \overline{B_0} + A_1 + A_0) \cdot (\overline{B_1} + \overline{B_0} + A_1 + \overline{A_0}) \cdot (\overline{B_1} + B_0 + A_1 + A_0) \cdot (\overline{B_1} + B_0 + A_1 + \overline{A_0})$$

Logic function minimization

function B is greater than A

	00	0	0	0	0
	01	1	0	0	0
$B1\ B0$	11	1	1	0	0
	10	1	1	1	0

function B is equal than A

		A1 A0			
		00	01	11	10
B1 B0	00	1	0	0	0
	01	0	1	0	0
	11	0	0	1	0
	10	0	0	0	1

function B is less than A

		00	01	11	10
00		0	1	1	1
01		0	0	1	1
11		0	0	0	1
10		0	0	0	0

Minimized functions

Minimized functions

$$\text{greater}_{\text{SOP}} = B_1\overline{A_1} + B_0\overline{A_1}\overline{A_0} + B_1\overline{B_0}A_0$$
$$\text{less}_{\text{POS}} = (A_1 + A_0) \cdot (\overline{B_1} + B_0) \cdot (\overline{B_0} + A_1) \cdot (B_1 + \overline{A_0})$$

2-bit comparator

Architecture body of 2-bit comparator

```
architecture Behavioral of comparator_2bit is
begin
    B_greater_A_o    <= '1' when (b_i > a_i) else '0';
    B_equals_A_o     <= '1' when (b_i = a_i) else '0';
    B_less_A_o       <= '1' when (b_i < a_i) else '0';

end architecture Behavioral;
```

Screenshot



[Playground](#)

4-bit comparator

Screenshot



[Playground](#)

Listing of design.vhdl

```
library ieee;
use ieee.std_logic_1164.all;

-----
-- Entity declaration for 2-bit binary comparator
-----
entity comparator_4bit is
port(
    a_i      : in  std_logic_vector(4 - 1 downto 0);
    b_i      : in  std_logic_vector(4 - 1 downto 0);

    -- COMPLETE ENTITY DECLARATION

    B_greater_A_o : out std_logic; -- B is greather than A
    B_equals_A_o  : out std_logic; -- B is equal to A
    B_less_A_o    : out std_logic  -- B is less than A
);
end entity comparator_4bit;

-----
-- Architecture body for 2-bit binary comparator
-----
architecture Behavioral of comparator_4bit is
begin
    B_greater_A_o    <= '1' when (b_i > a_i) else '0';
    B_equals_A_o     <= '1' when (b_i = a_i) else '0';
    B_less_A_o       <= '1' when (b_i < a_i) else '0';

end architecture Behavioral;
```

Listing of testbench.vhdl

```
library ieee;
use ieee.std_logic_1164.all;

-----
-- Entity declaration for testbench
-----
entity tb_comparator_4bit is
-- Entity of testbench is always empty
end entity tb_comparator_4bit;

-----
-- Architecture body for testbench
-----
architecture testbench of tb_comparator_4bit is

    -- Local signals
    signal s_a      : std_logic_vector(4 - 1 downto 0);
    signal s_b      : std_logic_vector(4 - 1 downto 0);
    signal s_B_greater_A : std_logic;
    signal s_B_equals_A : std_logic;
    signal s_B_less_A  : std_logic;

begin
    -- Connecting testbench signals with comparator_4bit entity (Unit Under Test)
    uut_comparator_4bit : entity work.comparator_4bit
        port map(
            a_i      => s_a,
            b_i      => s_b,
            B_greater_A_o => s_B_greater_A,
            B_equals_A_o  => s_B_equals_A,
            B_less_A_o    => s_B_less_A
        );

    -- Data generation process 0
    p_stimulus : process
    begin
        -- Report a note at the beginning of stimulus process
        report "Stimulus process started" severity note;

        -- First test values
        s_b <= "0000"; s_a <= "0000"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 0000, 0000" severity error;

        s_b <= "1100"; s_a <= "1010"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 1100, 1010" severity error;

        s_b <= "0110"; s_a <= "0110"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 0110, 0110" severity error;

        s_b <= "1111"; s_a <= "1111"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 1111, 1111" severity error;

        s_b <= "1111"; s_a <= "0000"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 1111, 0000" severity error;

        s_b <= "1000"; s_a <= "0111"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 1000, 0111" severity error;

        s_b <= "0011"; s_a <= "0100"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1'))
        -- If false, then report an error
        report "Test failed for input combination: 0011, 0100" severity error;

        s_b <= "1101"; s_a <= "0100"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 1101, 0100" severity error;

        s_b <= "0101"; s_a <= "0101"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 0101, 0101" severity error;

        s_b <= "1010"; s_a <= "0110"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0'))
        -- If false, then report an error
        report "Test failed for input combination: 1010, 0110" severity error;

        s_b <= "1100"; s_a <= "1111"; wait for 100 ns;
        -- Expected output
        assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1'))
        -- If false, then report an error
        report "Test failed for input combination: 1100, 1111" severity error;

        -- Report a note at the end of stimulus process
        report "Stimulus process finished" severity note;
        wait;
    end process p_stimulus;

end architecture testbench;
```

Console output with error (edited last test)

```
[2021-02-22 18:51:14 EST] ghdl -i design.vhd testbench.vhd && ghdl -m tb_comparator_4bit && ghdl -r tb_comparator_4bit
--vcd=dump.vcd && sed -i 's/^U/X/g; s/^~/X/g; s/^H/1/g; s/^L/0/g' dump.vcd
analyze design.vhd
elaborate tb_comparator_4bit
testbench.vhd:51:9:@0ms:(report note): Stimulus process started
testbench.vhd:117:9:@1100ns:(assertion error): Test failed for input combination: 1100, 1111
testbench.vhd:123:9:@1100ns:(report note): Stimulus process finished
Finding VCD file...
./dump.vcd
[2021-02-22 18:51:15 EST] Opening EPWave...
Done
```