Assignment 2

Link to this Assignment Link to top of repository

Preparation

Binary comparator:

Dec. equivalent

0

Truth table

I	0 0	0 1	0	Ü	I
2	0 0	1 0	0	0	1
3	0 0	1 1	0	0	1
4	0 1	0 0	1	0	0
5	0 1	0 1	0	1	0
6	0 1	1 0	0	0	1
7	0 1	1 1	0	0	1
8	1 0	0 0	1	0	0
9	1 0	0 1	1	0	0
10	1 0	1 0	0	1	0
11	1 0	1 1	0	0	1
12	1 1	0 0	1	0	0
13	1 1	0 1	1	0	0
14	1 1	1 0	1	0	0
15	1 1	1 1	0	1	0

0

0

0

0

B is greater than A

0

A[1:0]

00

B[1:0]

00

1

1

A1 A0

0

1

equals_{SoP} = $\overline{B_1}\overline{B_0}\overline{A_1}\overline{A_0} + \overline{B_1}B_0\overline{A_1}A_0 + B_1\overline{B_0}A_1\overline{A_0} + B_1B_0A_1A_0$

 $\cdot (\overline{B_1} + \overline{B_0} + \overline{A_1} + A_0) \cdot (\overline{B_1} + \overline{B_0} + \overline{A_1} + \overline{A_0})$

function B is greater than A

00

11

10

B1 B0

B1 B0

A1 A000 01 11 10

 $less_{PoS} = (B_1 + B_0 + A_1 + A_0) \cdot (B_1 + \overline{B_0} + A_1 + A_0) \cdot (B_1 + \overline{B_0} + A_1 + \overline{A_0}) \cdot (\overline{B_1} + B_0 + A_1 + \overline{A_0}) \cdot (\overline{B_1} + B_0 + \overline{A_1} + \overline{A_0}) \cdot (\overline{B_1} + \overline{B_0} + A_1 + \overline{A_0}) \cdot (\overline{B_1} + \overline{B_0} + \overline{A_1} + \overline{A_0}) \cdot (\overline{B_1} + \overline{A_0} + \overline{A_0} + \overline{A_0} + \overline{A_0}) \cdot (\overline{B_1} + \overline{A_0} + \overline{A_0$

B equals A

B is less than A

0

01 1 0 0

1

Logic function minimization

function B is equal than A

01

1

0

0

0

11

1

1

0

0

10

1

1

1

0

00

0

 $less_{PoS} = (A_1 + A_0) \cdot (\overline{B_1} + B_0) \cdot (\overline{B_0} + A_1) \cdot (B_1 + \overline{A_0})$

Architecture body of 2-bit comparator

architecture Behavioral of comparator_2bit is

Minimized functions greater_{SoP} = $B_1\overline{A_1} + B_0\overline{A_1}\overline{A_0} + B_1\overline{B_0}A_0$

2-bit comparator

00

01

11

10

B1 B0

Screenshot

Playground

Playground

4-bit comparator

Listing of design.vhdl

use ieee.std_logic_1164.all;

entity comparator_4bit is

end entity comparator_4bit;

b_i

p_stimulus : process

-- Data generation process 0

=> s_b, B_greater_A_o => s_B_greater_A, B_equals_A_o => s_B_equals_A, B_less_A_o => s_B_less_A

library ieee;

port(

<= '1' when (b_i > a_i) else '0'; B_greater_A_o $B_{equals} A_0 \ll '1' \text{ when } (b_i = a_i) \text{ else '0'};$ <= '1' when (b_i < a_i) else '0'; B_less_A_o end architecture Behavioral;

Screenshot

-- Entity declaration for 2-bit binary comparator

-- Architecture body for 2-bit binary comparator

architecture Behavioral of comparator_4bit is

: in std_logic_vector(4 - 1 downto 0);

: in std_logic_vector(4 - 1 downto 0);

B_greater_A_o : out std_logic; -- B is greather than A
B_equals_A_o : out std_logic; -- B is equal to A
B_less_A_o : out std_logic -- B is less than A

-- COMPLETE ENTITY DECLARATION

);

a_i

B_greater_A_o \leftarrow '1' when (b_i > a_i) else '0'; end architecture Behavioral; Listing of testbench.vhdl library ieee; use ieee.std_logic_1164.all; -- Entity declaration for testbench entity tb_comparator_4bit is -- Entity of testbench is always empty end entity tb_comparator_4bit; -- Architecture body for testbench architecture testbench of tb_comparator_4bit is -- Local signals signal s_a : std_logic_vector(4 - 1 downto 0); signal s_b : std_logic_vector(4 - 1 downto 0); signal s_B_greater_A : std_logic; signal s_B_equals_A : std_logic; signal s_B_less_A : std_logic; -- Connecting testbench signals with comparator_4bit entity (Unit Under Test) uut_comparator_4bit : entity work.comparator_4bit port map(a_i => s_a,

-- Report a note at the begining of stimulus process report "Stimulus process started" severity note; -- First test values s_b <= "0000"; s_a <= "0000"; wait for 100 ns; -- Expected output assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0')) -- If false, then report an error report "Test failed for input combination: 0000, 0000" severity error; s_b <= "1100"; s_a <= "1010"; wait for 100 ns; Expected output assert (($s_B_greater_A = '1'$) and ($s_B_equals_A = '0'$) and ($s_B_less_A = '0'$)) -- If false, then report an error report "Test failed for input combination: 1100, 1010" severity error; s_b <= "0110"; s_a <= "0110"; wait for 100 ns; -- Expected output assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0')) -- If false, then report an error report "Test failed for input combination: 0110, 0110" severity error; s_b <= "1111"; s_a <= "1111"; wait for 100 ns; - Expected output assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0')) -- If false, then report an error report "Test failed for input combination: 1111, 1111" severity error; s_b <= "1111"; s_a <= "0000"; wait for 100 ns; -- Expected output assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0')) -- If false, then report an error report "Test failed for input combination: 1111, 0000" severity error; s_b <= "1000"; s_a <= "0111"; wait for 100 ns; - Expected output assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0')) -- If false, then report an error report "Test failed for input combination: 1000, 0111" severity error; s_b <= "0011"; s_a <= "0100"; wait for 100 ns; -- Expected output assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1')) -- If false, then report an error report "Test failed for input combination: 0011, 0100" severity error; $s_b \leftarrow "1101"$; $s_a \leftarrow "0100"$; wait for 100 ns; - Expected output assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0')) -- If false, then report an error report "Test failed for input combination: 1101, 0100" severity error; $s_b \leftarrow 0101$; $s_a \leftarrow 0101$; wait for 100 ns; -- Expected output assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less_A = '0')) -- If false, then report an error report "Test failed for input combination: 0101, 0101" severity error; $s_b \leftarrow "1010"$; $s_a \leftarrow "0110"$; wait for 100 ns; - Expected output assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less_A = '0')) -- If false, then report an error report "Test failed for input combination: 1010, 0110" severity error; $s_b \leftarrow "1100"$; $s_a \leftarrow "1111"$; wait for 100 ns; -- Expected output assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1'))

-- If false, then report an error report "Test failed for input combination: 1100, 1111" severity error;

Console output with error (edited last test)

wait:

end process p_stimulus;

end architecture testbench;

-- Report a note at the end of stimulus process report "Stimulus process finished" severity note;

[2021-02-22 18:51:14 EST] ghdl -i design.vhd testbench.vhd && ghdl -m tb_comparator_4bit && ghdl -r tb_comparator_4bit --vcd=dump.vcd && sed -i 's/^U/X/g; s/^-/X/g; s/^H/1/g; s/^L/0/g' dump.vcd $\sim 10^{-1} \, \mathrm{G}^{-1} \, \mathrm$ analyze design.vhd analyze testbench.vhd elaborate tb_comparator_4bit testbench.vhd:51:9:@0ms:(report note): Stimulus process started testbench.vhd:117:9:@1100ns:(assertion error): Test failed for input combination: 1100, 1111 $testbench.vhd: 123: 9: @1100ns: (report\ note): \ Stimulus\ process\ finished$ Finding VCD file... [2021-02-22 18:51:15 EST] Opening EPWave...