
# **Assignment 6**

Link to this Assignment

Link to top of repository

### 1. Preparation tasks



# p\_mux : process(s\_cnt, data0\_i, data1\_i, data2\_i, data3\_i, dp\_i)

### begin case s\_cnt is when "11" =>

2.1 Listing of VHDL code of the process p\_mux

```
s_hex <= data3_i;</pre>
             dp_o \leftarrow dp_i(3);
             dig_o <= "0111";
         when "10" =>
              s_hex <= data2_i;</pre>
              dp_o \leftarrow dp_i(2);
              dig_o <= "1011";
         when "01" =>
              s_hex <= data1_i;</pre>
              dp_o <= dp_i(1);</pre>
              dig_o <= "1101";
         when others =>
              s_hex <= data0_i;</pre>
              dp_o <= dp_i(0);</pre>
              dig_o <= "1110";
    end case;
end process p_mux;
```

## -- Entity of testbench is always empty

```
2.2 Listing of VHDL testbench file tb_driver_7seg_4digits
 library ieee;
 use ieee.std_logic_1164.all;
  -- Entity declaration for testbench
 entity tb_driver_7seg_4digits is
 end entity tb_driver_7seg_4digits;
  -- Architecture body for testbench
 architecture testbench of tb_driver_7seg_4digits is
     -- Local constants
     constant c_CLK_100MHZ_PERIOD : time := 10 ns;
     --change g_MAX in driver_7seg_4digits.vhd to 4 from 400000 to have smaller simulation time
      --Local signals
     signal s_clk_100MHz : std_logic;
     signal s_reset
                       : std_logic;
     signal s_data0
                        : std_logic_vector(3 downto 0);
     signal s_data1
                       : std_logic_vector(3 downto 0);
     signal s_data2
                       : std_logic_vector(3 downto 0);
     signal s_data3
                        : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0);
     signal s_dpi
                        : std_logic;
     signal s_dpo
                   : std_logic_vector(6 downto 0);
: std_logic_vector(3 downto 0);
     signal s_seg
     signal s_dig
 begin
      -- Connecting testbench signals with driver_7seg_4digits entity
      -- (Unit Under Test)
     uut_driver_7seg_4digits: entity work.driver_7seg_4digits
         port map(
             clk
                     => s_clk_100MHz,
             reset => s_reset,
              -- 4-bit input values for individual digits
             data0_i => s_data0,
             data1_i => s_data1,
             data2_i => s_data2,
             data3_i => s_data3,
              -- 4-bit input value for decimal points
             dp_i => s_dpi,
              -- Decimal point for specific digit
             dp_o \Rightarrow s_dpo,
              -- Cathode values for individual segments
             seg_o => s_seg,
              -- Common anode signals to individual displays
             dig_o => s_dig
      -- Clock generation process
     p_clk_gen : process
     begin
         while now < 750 ns loop
                                        -- 75 periods of 100MHz clock
             s_clk_100MHz <= '0';
             wait for c_CLK_100MHZ_PERIOD / 2;
             s_clk_100MHz <= '1';
             wait for c_CLK_100MHZ_PERIOD / 2;
         end loop;
         wait;
      end process p_clk_gen;
      ______
      -- Reset generation process
      p_reset : process
     begin
         s_reset <= '1';
         wait for 10 ns;
         s_reset <= '0';
         wait;
      end process p_reset;
      -- Data generation process
      p_stimulus : process
      begin
         s_data3 <= "0011";
         s_data2 <= "0001";
          s_data1 <= "0100";
         s_data0 <= "0010";
         s_dpi <= "0111";
         wait for 1 ns; -- wait some time for s reset to turn to 1
         if (s_reset = '1') then
             wait until falling_edge(s_reset);
             wait until rising_edge(s_clk_100MHz);-- wait for one aditional clock for counter to start counting
                                                  -- wait for 10ns + 1ns to delay the test
         end if;
         wait for 39 ns; -- wait for 40ns - 1ns
         assert (s_seg = "0000110") and (s_dig = "0111") and (s_dpo = '0')
          -- test 1.st digit for number 3 and dec. point
         report "1.st digit displayed incorrectly" severity error;
         wait for 40 ns; -- wait for next digit
         assert (s_seg = "1001111") and (s_dig = "1011") and (s_dpo = '1')
         -- test 2.nd digit for number 1 and no dec. point
         report "2.nd digit displayed incorrectly" severity error;
         wait for 40 ns; -- wait for next digit
         assert (s_seg = "1001100") and (s_dig = "1101") and (s_dpo = '1')
          -- test 3.rd digit for number 4 and no dec. point
         report "3.rd digit displayed incorrectly" severity error;
         wait for 40 ns; -- wait for next digit
         assert (s_seg = "0010010") and (s_dig = "1110") and (s_dpo = '1')
         -- test 4.th digit for number 2 and no dec. point
         report "4.th digit displayed incorrectly" severity error;
     end process p stimulus:
 end architecture testbench:
```

### [0] 4f 12 / 06 4f / 4c / 12 / 06 / 4f / 4c / 12 / 06 / 4f / 4c / **V** s\_seg[6:0] l [6]

2.3 Screenshot with simulated time waveforms

100.000 ns

200.000 ns |300.000 ns |400.000 ns

10000 ps

500.000 ns

|600.000 ns

12 \ 06 \ 4f \ 4c \ 12

|700.00<mark>0</mark> ns

06 X

4f

Value

10000 ps

0 2

0

Name

¼ c CLK 100...Z PERIOD

る s\_clk\_100MHz

s\_reset

> 😽 s\_data0[3:0] > 😽 s\_data1[3:0] > 😽 s\_data2[3:0] > 😽 s\_data3[3:0] √ № s\_dpi[3:0] J [3] J [2] l [1] [0] √ w s\_dig[3:0] J [3]

> J [2] [1] 🌡

```
J [5]
       J [4]
                         0
       J [3]
       J [2]
       🌡 [1]
       🌡 [0]
    s_dpo
2.4 Listing of VHDL architecture of the top layer
  architecture Behavioral of top is
       -- No internal signals
  begin
       -- Instance (copy) of driver_7seg_4digits entity
       driver_seg_4 : entity work.driver_7seg_4digits
            port map
                 clk
                              => CLK100MHZ,
                 reset
                              => BTNC,
                 data0_i(3) \Rightarrow SW(3),
                 data0_i(2) \Rightarrow SW(2),
                 data0_i(1) \Rightarrow SW(1),
                 data0_i(0) \Rightarrow SW(0),
                 data1_i(3) \Rightarrow SW(7),
                 data1_i(2) \Rightarrow SW(6),
                 data1_i(1) \Rightarrow SW(5),
                 data1_i(0) \Rightarrow SW(4),
                 data2_i(3) \Rightarrow SW(11),
                 data2_i(2) \Rightarrow SW(10),
                 data2_i(1) \Rightarrow SW(9),
                 data2_i(0) \Rightarrow SW(8),
                 data3_i(3) \Rightarrow SW(15),
                 data3_i(2) \Rightarrow SW(14),
                 data3_i(1) \Rightarrow SW(13),
                 data3_i(0) \Rightarrow SW(12),
                 dp_i => "0111",
                 seg_o(6) \Rightarrow CA,
                 seg_o(5)
                              => CB,
                 seg_o(4)
                              => CC,
                 seg_o(3)
                              => CD,
                 seg_o(2)
                              => CE,
                               => CF,
                 seg_o(1)
```

seg\_o(0)

dp o

=> CG, => DP,

