Advanced Topics in Malware Analysis

Assembly Language

Brendan Saltaformaggio, PhD

Assistant Professor

School of Electrical and Computer Engineering

Introduction to Assembly Language

Georgia Tech

1


Learning Objectives

- Recognize and define x86 assembly language
- Distinguish the difference between 16/32/64-bit assembly code
- Explore sections of executable file
- Differentiate Intel and AT&T syntax
- Explain Stack and Heap memory allocations.



Binary Executable Analysis

- Malware does not come with source code
- So we are left analyzing only malware executables (a.k.a. binaries)
 - Is it hard? Yes
- An executable program is just a sequence of 1's and 0's which the CPU understands as instructions
- Reverse Engineering: The process of analyzing a subject binary program to create representations of the program's logic at a higher level of abstraction



3


Your New Hobby: Assembly Language

- Lucky for us, binary programs can be disassembled back to Assembly Language
- "An executable program is just a sequence of 1's and 0's which the CPU understands as instructions"




- Assembly code is just a sequence of mnemonics which represent each processor instruction (called an opcode)
- Opcode Disassembly Example:

0000 0100 0000 1010 = 040Ah = add al,10



Your New Hobby: Assembly Language

- Now you need to know everything about Intel assembly
- · Recommendations for success:
 - Read everything you can find about assembler
 - Read the Intel architecture manuals
 - Write native assembler applications and verify that they work properly
 - Compile programs that you're familiar with and examine the resulting assembler to understand what's going on
 - · Read, read, read!
- This video is only a quick tutorial on Intel assembly, there is so much more to learn!



5

Compiling C Code


```
#include <stdio.h>
int main(int argc, char* argv[]) {
  if (argc == 2)
    printf("Hello %s\n", argv[1]);
  return 0;
}
```

- How much code is generated?
- How complex is the executable?
- gcc -W -Wall -Wextra -Wpedantic -O0 -S -masm=intel hello.c -o hello.s



```
.intel_syntax noprefix
          .section .rodata.str1.1, "aMS", @progbits,1
.LC0:
         .string "Hello %s\n"
         .section .text.unlikely, "ax", @progbits
.LCOLDB1:
         .section .text.startup, "ax", @progbits
.LHOTB1:
          .p2align 4,,15
         .globl main
                   main, @function
                                                 By the end of
main:
                   edi, 2
                                                 these slides,
         je
                   .L6
         xor
                   eax, eax
                                                 you will
.L6:
                                                 understand
         push
                   rdx, QWORD PTR [rsi+8]
                                                 every line of
         mov
                   edi, 1
esi, OFFSET FLAT:.LC0
                                                 this ©
         xor
                   __printf_chk
eax, eax
                   rdx
         .section .text.unlikely
.LCOLDE1:
         .section .text.startup
. LHOTE1:
         .ident "GCC: 5.4.0 20160609"
.section .note.GNU-stack,"",@progbits
```

7



Advanced Topics in Malware Analysis

Assembly Language

Brendan Saltaformaggio, PhD

Assistant Professor

School of Electrical and Computer Engineering

Basics of Assembly Code and Registers




q

x86 Assembler: Registers

- Maximum register size depends on the CPU:
- 8088 / 8086 / 80186 / 80188 / 80286:
 - ➤ 16-bit registers
- 80386 / 80486 / Pentium / Pentium Pro / Pentium MMX / Pentium II / Pentium M / Pentium III / Pentium 4:
 - > 32-bit registers
- Pentium 4 [later] / Pentium D / Pentium Extreme / Core2 (i3 / i5 / i7):
 - > 64-bit registers
- You need to understand the differences between 16/32/64-bit Intel processors because of register naming and feature sets

 Georgia
 Tech



"General Purpose" Registers

- On a 32-bit processor, each register holds exactly 32 bits
 - This is used to store any binary value the program needs
- Consider storing the number 775,567,283 in the EAX register:

32-Bit EAX

- On 64-bit processors, you have 64-bit registers: rax, rbx, rcx, rdx
- 32-bit registers: eax, ebx, ecx, edx
 - Are actually the low order 32 bits of the 64-bit registers
- 16-bit registers: ax, bx, cx, dx
 - Are the low order 16 bits of the 32-bit registers eax, ebx, ecx, edx



"General Purpose" Registers

- 8-bit registers: ah, al, bh, bl, ch, cl, dh, dl
 - Are bits 8-15 and 0-7 of the 16-bit registers ax, bx, cx, dx



- 64-bit mode introduces an additional 8 new 64-bit general purpose registers
 - r8 r15
- r8=64 bits, r8d=32 bits, r8w = 16 bits, r8b = 8 bits
- No "h" mode for these (i.e., no direct access to bits 8-15)



13

8/16/32/64-Bit Madness

Consider storing the number 775,567,283 in the EAX register:

32-Bit EAX

• If you read this from RAX, it still equals 775,567,283:

<u>.... 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 1 0 0 0 1 1 1 1 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 0 1 1 0 0 1 1 </u>

64-Bit RAX



8/16/32/64-Bit Madness

• If you read this from AX, it equals 14,259:

0 0 1 0 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 1 0 1 0 0 0 1 1 1 1 0 1 1 0 1 1 1 0 1 1

16-Bit AX

• If you read this from AL, it equals 179 or -77 (signed integer, read up on 2's compliment)

8-Bit AL

Georgia Tech

15

EFLAGS (or RFLAGS on 64-Bit)

Flags: ----ODITSZ-A-P-C

Control Flags (how instructions are carried out):

D: Direction 1= string op's process down from high to low address

I Interrupt whether interrupts can occur 1= enabled

T: Trap single step for debugging

Status Flags (result of operations):

C: Carry result of unsigned op. is too large or below zero. 1= carry/borrow operation op. is too large or small. 1=overflow/underflow sign of result. Reasonable for Integer only. 1= neg. /0= pos.

Z: Zero result of operation is zero. 1=zero

A: Aux. carry similar to Carry but restricted to the low nibble only

P: Parity 1= result has even number of set bits



Yes, More

- · Floating point registers
 - 80 bit ST(0) ST(7)
 - Organized as a stack + control registers
- MMX (stands for nothing, but used for multimedia):
 - MM0-MM7
 - Aliases for lower 64 bits of existing FP registers ST(0) ST(7)
- SSE (Streaming SIMD Extensions)
 - XMM0-XMM15 (only 0-7 for 32-bit)
 - Independent, 128 bit

We'll look at these only as needed in the case studies



17

Yes, More

- Also control registers that support, e.g., processor features, the debugging and virtualization architectures
 - CR0 CR8 (see Intel manuals, debugging architecture)
 - More on these when we look at antianalysis techniques



X86 Basic Data Types




Figure 5-1. Fundamental Data Types



19

Instruction Formats

- [LABEL:] INSTRUCTION destop [, sourceop] [; comment]
- e.g.:



Data Addressing Modes

- Immediate
 - Value is a constant

```
mov rax, 0xBEEF ; store 0xBEEF in rax
```

- · Register addressing
 - Use value in register

```
\ensuremath{\mathsf{mov}}\xspace \ensuremath{\mathsf{eax}}\xspace, \ensuremath{\mathsf{ebx}}\xspace ; store the value held in ebx into eax
```

Indexed / Memory operands (next slide)

Georgia Tech

21

Indexed & Memory Operands

```
Base
            Index
                               Displacement
                       Scale
EAX
            EAX
                                  None
EBX
            EBX
ECX
            ECX
                                   8-bit
                        2
EDX
            EDX
ESP
                                  16-bit
            EBP
                        4
EBP
             ESI
ESI
             EDI
```

Offset = Base + (Index * Scale) + Displacement

```
mov BYTE PTR [ebx], 0  ; address in ebx (as a byte) <- 0
mov DWORD PTR [ebx], 0  ; address in ebx (as a 32-bit) <- 0
mov al, BYTE PTR FOO  ; set al to the byte pointed to by FOO
mov [ecx+8*ebx], eax  ; address in ecx + 8*ebx <- eax
mov 100[ecx+4*ebx], eax  ; address in ecx + 4*ebx + 100 <- eax</pre>
```



Data Section: Allocating Storage friend: BYTE "joe" friend: BYTE 'j', 'o', 'e' Same Effect gross: DWORD 144 gross: DWORD 10*15-7+1 gross: DWORD 10*15-7+1 gross: DWORD 10010000b ; binary gross: DWORD 2200 ; octal values: DWORD 2200 ; octal Same Effect Same Effect Same Effect Same Effect

23

```
More Allocating

negint: SDWORD -32  ; signed 32-bit int
bigger: TBYTE0  ; ten byte int

stars: BYTE  50 DUP('*') ; 50 asterisks

fl1: REAL4 3.14  ; 32-bit float

fl2: REAL8 3.1415  ; 64-bit float

fl3: REAL10 3.1415926535 ; 80-bit float

Georgia 
TECh 

TECH 

Georgia 
TECH 

TECH 

Georgia 
TECH 

TEC
```

```
.intel_syntax noprefix
          .section .rodata.strl.1, "aMS", @progbits,1
.LCO:
          .string "Hello %s\n"
          .section .text.unlikely, "ax", @progbits
.LCOLDB1:
          .section .text.startup, "ax", @progbits
.LHOTB1:
          .p2align 4,,15
                    main, @function
main:
          cmp
je
xor
                     edi, 2
                                               Let's see how
                     .L6
                    eax, eax
                                               much we
.L6:
                                               understand now.
          push
                     rdx, QWORD PTR [rsi+8]
                    edi, 1
esi, OFFSET FLAT:.LC0
                    eax, eax
__printf_chk
eax, eax
          xor
call
          .size main, .-main .section .text.unlikely
.LCOLDE1:
          .section .text.startup
. LHOTE1:
          .ident "GCC: 5.4.0 20160609"
.section .note.GNU-stack,"",@progbits
```

25



Executable Files Have Sections

- The .section directive is used like this:
- .section name [, "flags"[, @type[,flag_specific_arguments]]]
- a section is allocatable
- e section is excluded from executable and shared library
- w section is writable
- x section is executable
- M section is mergeable
- S contains zero terminated strings
- G section is a member of a section group
- T section is used for thread-local-storage
- ? section is a member of the previouslycurrent section's group, if any

- @progbits section contains data
- @nobits section w/o data (i.e., only occupies space)
- @note section contains non-program data
- @init_array section contains an array of ptrs to init functions
- @fini_array section contains an array of ptrs to finish functions
- @preinit_array section contains an array of ptrs to pre-init functions



```
"hello.c
          .intel_syntax noprefix
          .section .rodata.strl.1, "aMS", @progbits, 1
.LCO:
          .section .text.unlikely, "ax", @progbits
          .section .text.startup,"ax",@progbits
.LHOTB1:
          .globl
                    main, @function
          .type
                    edi, 2
                                                   Notice the
                    .L6
                                                   sections?
.L6:
                    rdx, QWORD PTR [rsi+8]
                    esi, OFFSET FLAT:.LC0
          xor
                    eax, eax
                    __printf_chk
eax, eax
          xor
                    rdx
          pop
          .size main, .-main .section .text.unlikely
.LCOLDE1:
          .section .text.startup
          .ident "GCC: 5.4.0 20160609" section .note.GNU-stack,"",@progbits
```

Common Intel Instructions

TRANSFER							F	Flags						
Name	Comment	Code	Operation	0	D	1				A	P	C		
MOV	Move (copy)	MOV Dest, Source	Dest:=Source											
XCHG	Exchange	XCHG Op1,Op2	Op1:=Op2, Op2:=Op1											
STC	Set Carry	STC	CF:=1	T								1		
CLC	Clear Carry	CLC	CF:=0									0		
CMC	Complement Carry	CMC	CF:= ¬CF									±		
STD	Set Direction	STD	DF:=1 (string op's downwards)		1									
CLD	Clear Direction	CLD	DF:=0 (string op's upwards)		0									
STI	Set Interrupt	STI	IF:=1			1								
CLI	Clear Interrupt	CLI	IF:=0			0								
PUSH	Push onto stack	PUSH Source	DEC SP, [SP]:=Source											
PUSHF	Push flags	PUSHF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL											
PUSHA	Push all general registers	PUSHA	AX, CX, DX, BX, SP, BP, SI, DI											
POP	Pop from stack	POP Dest	Dest:=[SP], INC SP	T										
POPF	Pop flags	POPF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL	±	±	±	±	±	±	±	±	±		
POPA	Pop all general registers	POPA	DI, SI, BP, SP, BX, DX, CX, AX											
CBW	Convert byte to word	CBW	AX:=AL (signed)											
CWD	Convert word to double	CWD	DX:AX:=AX (signed)	±				±	±	±	±	±		
CWDE	Conv word extended double	CWDE 386	EAX:=AX (signed)											
IN i	Input	IN Dest, Port	AL/AX/EAX := byte/word/double of specified port	T										
OUT i	Output	OUT Port, Source	Byte/word/double of specified port := AL/AX/EAX											



29

Be Very Careful!

- These slides are NOT meant to exhaustively teach you everything about assembly!
- You must read the Intel manuals & online references when reverse engineering
- For example:

mov eax, ebx

- On a 64-bit CPU?
- ... automatically zeroes the upper 32 bits of RAX!
- The manual says:
 - 64-bit operands generate a 64-bit result in the destination 64-bit register
 - 32-bit operands generate a 32-bit result, zero-extended to a 64-bit result in the destination register
 - 8-bit and 16-bit operands generate an 8-bit or 16-bit result in the destination 64-bit register
 - Upper 56 bits or 48 bits (respectively) of the destination 64-bit register are left intact!



Common Intel Instructions (2)

ARITHMETIC				Flags								
Name	Comment	Code	Operation	0	D	1	T	S	Z	Α	P	C
ADD	Add	ADD Dest,Source	Dest:=Dest+Source	±				±	±	±	±	±
ADC	Add with Carry	ADC Dest, Source	Dest:=Dest+Source+CF	±				±	±	±	±	±
SUB	Subtract	SUB Dest,Source	Dest:=Dest-Source	±				±	±	±	±	±
SBB	Subtract with borrow	SBB Dest,Source	Dest:=Dest-(Source+CF)	±				±	±	±	±	±
DIV	Divide (unsigned)	DIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?
DIV	Divide (unsigned)	DIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	?				?	?	?	?	?
DIV 386	Divide (unsigned)	DIV Op	Op=doublew.: EAX:=EDX:EAX / Op	?				?	?	?	?	?
IDIV	Signed Integer Divide	IDIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?
IDIV	Signed Integer Divide	IDIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	?				?	?	?	?	?
IDIV 386	Signed Integer Divide	IDIV Op	Op=doublew.: EAX:=EDX:EAX / Op	?				?	?	?	?	?
MUL	Multiply (unsigned)	MUL Op	Op=byte: AX:=AL*Op if AH=0 ◆	±				?	?	?	?	±
MUL	Multiply (unsigned)	MUL Op	Op=word: DX:AX:=AX*Op if DX=0 ♦	±				?	?	?	?	±
MUL 386	Multiply (unsigned)	MUL Op	Op=double: EDX:EAX:=EAX*Op if EDX=0 ◆	±				?	?	?	?	±
IMUL i	Signed Integer Multiply	IMUL Op	Op=byte: AX:=AL*Op if AL sufficient ◆	±				?	?	?	?	Ŧ
IMUL	Signed Integer Multiply	IMUL Op	Op=word: DX:AX:=AX*Op if AX sufficient ◆	±				?	?	?	?	±
IMUL 386	Signed Integer Multiply	IMUL Op	Op=double: EDX:EAX:=EAX*Op if EAX sufficient ◆	±				?	?	?	?	±
INC	Increment	INC Op	Op:=Op+1 (Carry not affected !)	±				±	±	Ŧ	±	
DEC	Decrement	DEC Op	Op:=Op-1 (Carry not affected !)	±				±	±	±	±	
CMP	Compare	CMP Op1,Op2	Op1-Op2	±				±	±	±	±	±
SAL	Shift arithmetic left (= SHL)	SAL Op, Quantity		i				±	±	?	±	±
SAR	Shift arithmetic right	SAR Op, Quantity		i				±	±	?	±	±
RCL	Rotate left through Carry	RCL Op, Quantity		i								±
RCR	Rotate right through Carry	RCR Op, Quantity		i								±
ROL	Rotate left	ROL Op, Quantity		i								±
ROR	Rotate right	ROR Op, Quantity		i								±

Georgia Tech

31

Common Intel Instructions (3)

LOGIC			1.1			Flags									
Name	Comment	Code	Operation	0	D	1	Т	S	Z	A	P	C			
NEG	Negate (two-complement)	NEG Op	Op:=0-Op if Op=0 then CF:=0 else CF:=1	±				±	±	±	±	±			
NOT	Invert each bit	NOT Op	Op:=-Op (invert each bit)												
AND	Logical and	AND Dest, Source	Dest:=Dest_Source	0		7 1		±	±	?	±	0			
OR	Logical or	OR Dest,Source	Dest:=Dest\subsetsSource	0				±	±	?	±	0			
XOR	Logical exclusive or	XOR Dest, Source	Dest:=Dest (exor) Source	0		0. 0		±	±	?	±	0			
SHL	Shift logical left (= SAL)	SHL Op, Quantity	B	i				±	±	?	±	±			
SHR	Shift logical right	SHR Op, Quantity						±	±	?	±	±			

MISC				Flags									
Name	Comment	Code	Operation	0	D	1	Т	S	Z	Α	P	C	
NOP	No operation	NOP	No operation										
LEA	Load effective address	LEA Dest,Source	Dest := address of Source										
INT	Interrupt	INT Nr	interrupts current program, runs spec. int-program			0	0					\Box	

JUMPS	(flags remain unchanged)						
Name	Comment	Code	Operation	Name	Comment	Code	Operation
CALL	Call subroutine	CALL Proc		RET	Return from subroutine	RET	
JMP	Jump	JMP Dest					
JE	Jump if Equal	JE Dest	(≡ JZ)	JNE	Jump if not Equal	JNE Dest	(≡ JNZ)
JZ	Jump if Zero	JZ Dest	(= JE)	JNZ	Jump if not Zero	JNZ Dest	(≡ JNE)
JCXZ	Jump if CX Zero	JCXZ Dest		JECXZ	Jump if ECX Zero	JECXZ Dest	386
JP	Jump if Parity (Parity Even)	JP Dest	(≡ JPE)	JNP	Jump if no Parity (Parity Odd)	JNP Dest	(≡ JPO)
JPE	Jump if Parity Even	JPE Dest	(≡ JP)	JPO	Jump if Parity Odd	JPO Dest	(≡ JNP)



Common Intel Instructions (4)

JUMPS	Unsigned (Cardinal)			JUMPS S	Signed (Integer)		
JA	Jump if Above	JA Dest	(≡ JNBE)	JG	Jump if Greater	JG Dest	(≡ JNLE)
JAE	Jump if Above or Equal	JAE Dest	(= JNB = JNC)	JGE	Jump if Greater or Equal	JGE Dest	(≡ JNL)
JB	Jump if Below	JB Dest	(= JNAE = JC)	JL	Jump if Less	JL Dest	(≡ JNGE)
JBE	Jump if Below or Equal	JBE Dest	(≡ JNA)	JLE	Jump if Less or Equal	JLE Dest	(≡ JNG)
JNA	Jump if not Above	JNA Dest	(≡ JBE)	JNG	Jump if not Greater	JNG Dest	(≡ JLE)
JNAE	Jump if not Above or Equal	JNAE Dest	(≡ JB ≡ JC)	JNGE	Jump if not Greater or Equal	JNGE Dest	(≡ JL)
JNB	Jump if not Below	JNB Dest	(= JAE = JNC)	JNL	Jump if not Less	JNL Dest	(≡ JGE)
JNBE	Jump if not Below or Equal	JNBE Dest	(≡ JA)	JNLE	Jump if not Less or Equal	JNLE Dest	(≡ JG)
JC	Jump if Carry	JC Dest		JO	Jump if Overflow	JO Dest	
JNC	Jump if no Carry	JNC Dest		JNO	Jump if no Overflow	JNO Dest	
Ö				JS	Jump if Sign (= negative)	JS Dest	
				JNS	Jump if no Sign (= positive)	JNS Dest	



33

Advanced Topics in Malware Analysis

Assembly Language

Brendan Saltaformaggio, PhD

Assistant Professor

School of Electrical and Computer Engineering

Intel and AT&T Syntax



Intel vs. AT&T Syntax

- There are actually two accepted representations for x86 assembly language
 - Intel Syntax and AT&T Syntax
- Virtually every tool for Windows uses Intel syntax
- gcc traditionally used AT&T syntax
 - Thus, virtually every tool for Linux uses AT&T syntax
- · Can be overridden with appropriate switches
- WE WILL USE BOTH
 - · So you need to be able to read either
- Here's a quick one slide cheat sheet...



35

Intel vs. AT&T Syntax

General Instructions:

```
AT&T
    Intel

addl $4, %eax
movb FOO, %al
s = short (16 bit int or 32-bit float)
w = word

push 4
add eax, 4
mov al, byte ptr FOO
call
                                lcall
jmp
                                1jmp
ret
                                lret
```

- b = byte


- I = long (32 bit int or 64-bit float)
- q = quad
- t = ten bytes

Memory References:

```
AT&T
        Intel
                                     displacement (base, index, scale)
displacement[base+index*scale]
mov eax, BYTE PTR [ebp-4]
                                     movb -4 (%ebp), %eax
mov ebx, BYTE PTR [foo+eax*4]
                                     movb foo(,%eax,4), %ebx
```

Note: Constants in memory references do not need a "\$".






Memory Storage: Stack


- The stack is considered an endless sequence of memory "slots"
 - "Slots" are allocated in descending order!
 - The EBP register points to the most recent "Stack Base Address"
 - Stack base address is usually updated for each function call
 - The ESP register points to the bottom-most used "slot"
 - Data (the size of a register) is pushed into a free "slot"


push eax subesp, 4 mov [esp], eax


 Data (the size of a register) is popped from the "slot" pointed to by ESP

pop eax moveax, [esp] addesp, 4









41

Memory Storage Heap

- · Heap is much simpler!
- The program will:
 - Call malloc (or other heap allocation functions)
 - 2. Use the address that returns to access that malloc returns (recall: in EAX)

```
int foobar()
    int* x = malloc(sizeof(int));
    *x = 3;
    return *x;
foobar:
       push
       mov
              ebp, esp
      push
       call
              {\tt malloc}
              DWORD PTR [eax], 3
       mov
              eax, [eax]
       mov
              esp, 4
       pop
              ebp
       ret
```

Additional Reading (Optional)

- RE4B (Reverse Engineering 4 Beginners)
 - PDF is on Canvas. Read it!
 - Covers Intel, ARM, MIPS assembler with concrete examples
 - Focus isn't on malware, but still a great reference
- · Intel architecture manuals
 - https://software.intel.com/en-us/articles/intel-sdm
- http://ref.x86asm.net/
- http://x86asm.net/articles/x86-64-tour-of-intel-manuals/index.html
- http://eli.thegreenplace.net/2011/09/06/stack-frame-layout-on-x86-64
- https://godbolt.org/



43

Extra Credit Assignment

Get your assembly skills up to speed!

- · Instructions:
 - 1. Compile the **hello world C code** we saw in class into assembly code (Also code included in the next slide.)
 - 2. For each line with an assembly instruction, **add a comment** explaining what that instruction is doing
 - 3. Be smart about it! No "moves 2 into eax" Instead say: "the number of args must be 2"
- Submission: Your commented assembly code file (called hello.s)
- **Grade**: 5 extra credit points (fills in lost points on real assignments)
- Submission Instructions: Upload your solution to the "Extra Credit #1" Assignment in Canvas
- Due Date: Check Canvas!



Extra Credit Assignment C code

```
#include <stdio.h>
int main(int argc, char* argv[]) {
  if (argc == 2)
    printf("Hello %s\n", argv[1]);
  return 0;
}
```

- Here is the GCC command:
 - gcc -W -Wall -Wextra –Wpedantic -fno-asynchronous-unwind-tables
 -O0 -S -masm=intel hello.c -o hello.s



45

Lesson Summary

- Recognize and define x86 assembly language
- Distinguish the difference between 16/32/64-bit assembly code
- Explore sections of executable file
- Differentiate Intel and AT&T syntax
- Explain Stack and Heap memory allocations.

