


Memory Organisation (RAM)

- viewed as a large, single dimensional array of memory locations

addr - content



data: instr, var, etc.

1 byte of data \rightarrow byte addressing. - distinct mem. location for each byte.

vs Word addressing
distinct mem. location for each word

2^n bytes

e.g. $2^4 = 16$ bytes.


\Rightarrow common unit of transfer between processor and memory

\Rightarrow In MIPS is 4 bytes = 32 bits.

\Rightarrow Some size or register, integer and instruction size

- Word Alignment

word addressable
- processor can retrieve W words only (size) -
bytes of word.



- in byte accessible mem,
we are able to retrieve
individual bytes in the memory

(4B) B → (4B) → A → (4B)

problem: misalignment of word.

e.g. word stored in across 2 words.

\Rightarrow processor needs to retrieve 2 words
and disregard bytes appropriately.
and then still need to align them properly.

\Rightarrow use proper address of each word.

\hookrightarrow check if address is divisible by 4.

\hookrightarrow word size

Memory Instructions

MIPS is a load-store register architecture

- 32 registers, each 32 bit long (4 bytes)
- each word contains 32 bits (4 bytes)
- memory addresses are 32 bit long.
 ↗ i.e. indexes of memory.


In MIPS, data must be in registers to perform arithmetic.

- 2^{30} memory words
- $\frac{2^{32}}{2^2}$ bytes Mem[0], 0-3 bytes
 $\frac{2^2}{\text{size of Word}}$ Mem[4], 4-7 bytes
 ...
 Mem[4294967292] — Memory holds data structures e.g. arrays.
 ↓ "memory at the address 4294967292"
 and spilled registers such as those saved on procedure calls.
- accessed only by data transfer instructions
- MIPS uses byte addresses, so consecutive words differ by 4.

Memory Instruction: Load Word


lw \$t0, 4(\$s0)
 destination register displacement or offset source register
 /
 add. then stand here

"Sum" up and give effective address in memory




Memory Instruction: Store Word

sw \$t0, 12(\$s0)



Only load and store instructions can access data in memory.

- eg. assuming each array element occupies a word (4 bytes)



- Load byte (lb) and Store byte (sb)

- some format.
- only load/store that particular byte
- useful for character type.
- offset no longer needs to be multiple of 4!

- eg. \$t2 can store 32 bits of data,
 if we want to store 1 byte of data,
 will store at lowest 8 bits of data in \$t2.

- Memory instruction works if address is divisible by 4 (aligned word)

- MIPS disallowed loading & storing unaligned word. ($\neq lw/sw$)
- pseudo-instructions unaligned load word (ulw), unaligned store word (usw)
 - translated into some other instructions -
 - avoid using pseudo-instr.

Registers do not have types

- can hold any 32-bit number
- number has no implicit data type, it is interpreted according to the instruction that uses it.
- e.g. add \$t2, \$t1, \$t0 → 2's comp. signed int.

lw \$t2, 0(\$t0)

↓ "address"

* Consecutive word addresses in machines with byte addressing to not differ by 1.

i.e. if incr. address by 1, will not point to next word,
will only point to next byte.

⇒ lw & sw - sum of base address & offset must be multiple of 4 (adhere to word boundary).

Eg. Swap(int v[], int k) {

int temp;

temp = v[k];

v[k] = v[k+1]

v[k+1] = temp;

}

Variables mapping:

k → \$5

Base addr. of v[] → \$4

temp → \$15.

↓ Corresponding Assembly Code

Swap:

Computes effective addr. of v[k] {
 sll \$2, \$5, 2 ↑
 add \$2, \$4, \$2 ↑
 shift k by 2 bits on LHS $\Rightarrow k * 2^2$

$v[0] \rightarrow \$15 \leftarrow lw \$15, 0(\$2)$

$v[k+1] \rightarrow \$16 \leftarrow lw \$16, 4(\$2)$

$sw \$16, 0(\$2)$

$sw \$15, 4(\$2)$

Making Decisions

- eg. if and goto statements.
 |
 | avoid in C.
- Alter control flow of the program.
- Change the next instruction to be executed
- 2 types:

1. Conditional (branch)

bne \$t0, \$t1, label
"branch if not equal" ↗ points to one of the instructions
check both values if equal

else ↗ next instruction after bne.

"branch if equal" ↗ branch to label.

beq \$t0, \$t1, label

↪ reverse of bne.

⇒ if ($a \neq b$) goto L1

eg. beq \$s3, \$s4, L1

j Exit

} if equals.

L1: add \$s0, \$s1, \$s2

} if not equals.

2. Unconditional (jump)

Equivalent to
beq \$s0, \$s0, (label).

j label ⇒ goto L1

↪ next instruction pointed at label.

"label" is an "anchor" in the assembly code

to indicate point of interest, usually as branch target

↪ labels are not instructions!
not variables! } no memory allocated for label.

Eg. $\text{if } (i == j)$

$f = g + h;$

↓ invert the condition

$f \rightarrow \$s0$
 $g \rightarrow \$s1$
 $h \rightarrow \$s2$
 $i \rightarrow \$s3$
 $j \rightarrow \$s4$

$\text{if } (i != j) \text{ goto Exit}$
 bne $\$s3, \$s4, \text{Exit}$
 $i \quad j$
 $\text{else } (i == j)$
 add $\$s0, \$s1, \$s2$
 f g h

{
 low code vs
 j Exit (Control instruction)
 add $\$s0, \$s1, \$s2$
 f g h

• While Loop:


Eg. $\text{while } (j == k)$
 ✓ ↓ $i = i + 1;$ ⇒
 if ... goto
 ↓ ↓
 bne/beq j
 goto

Loop: $\text{if } (j != k)$
 goto Exit;
 i = i + 1;
 goto Loop;

$i \rightarrow s3$
 $j \rightarrow s4$
 $k \rightarrow s5$

Exit :

- Any form of loop can be written w/ the help of conditional branches & jumps.



For loop

eg. `for (① i=0; ② i < lo; ③ i++)
 a = a + 5; ④`

or
Convert to
while loop:

$i \rightarrow \$t0$
 $a \rightarrow \$t2$



① initialise i variable
if ($i=lo$) to check against
Loop:
 $a=a+5$
 $i=i+1$

add $\$s0, \$zero, \$zero$
addi $\$s1, \$zero, 10 \} ①$
beq $\$s0, \$s1, Exit \} ②$
addi $\$s2, \$s2, 5 \} ③$
addi $\$s0, \$s0, 1 \} ④$
j Loop

Exit :

"format"


1. initialise i
2. load const \rightarrow reg.
3. beq/bne
4. $i++/i--$
5. j

Inequalities.

- branch -if- less -than?
- $blt \rightarrow$ pseudo-instr.
- Use slt or $slti$ $\xrightarrow{\$c2 \text{ as constant}}$
Set-on-less-than \Rightarrow $slt \$t0, \$s1, \$s2$ $bne \$t0, \$zero, L$ \approx if ($\$s1 < \$s2$)
 $\qquad\qquad\qquad$ goto L
- $slt \$t0, \$s1, \$s2$
if $\$s1 < \$s2$,
 $\$t0$ will be set to 1.
else
 $\$t0$ will be set to 0.

Array and Loop.

Initialization for result variables,
loop counter, and array pointers.



```

sum = 0;
for (i=0; sum==0; i++) {
    switch (x[i]) {
        case 0: x[i] = -1;
        case -1: break;
        default: sum = x[i] + i + 5;
    }
}

```

Assume that you have the following variable-to-register mapping.

sum: \$1	i: \$2	base address of x: \$3
----------	--------	------------------------

Switch-case implementation:

ADD \$1, \$0, \$0, 0 # sum = 0 ADD \$2, \$0, \$0, 0 # i = 0 loop: BEQ \$1, \$0, cont # while (sum == 0) continue BEQ \$0, \$0, end # otherwise, end	<hr/> cont: ADD \$4, \$2, \$2, 0 # array element is 2 bytes, so 2i ADD \$4, \$4, \$3, 0 # \$4 = addr of x[i] LW \$5, \$4, 0 # \$5 = x[i] BEQ \$5, \$0, case0 # switch(x[i]) --> case 0: BEQ \$5, \$7, add # switch(x[i]) --> case -1: (add) ADD \$1, \$5, \$2, 5 # default: sum = x[i] + i + 5 BEQ \$0, \$0, add # unconditional branch to add case0: SW \$7, \$4, 0 # x[i] = -1 add: ADD \$2, \$2, \$0, 1 # i = i + 1
--	--

break: BEQ \$0, \$0, loop # goto loop	
end:	