

# Cache

## · SRAM

- 6 transistors per memory cell.
- Low density
- Fast access latency of 0.5 - 5 ns
- More costly.
- used in flip-flops, cache.

## · DRAM

- 1 transistor per memory cell
- High density
- Slow access latency of 50 - 70 ns
- less costly
- used in main memory.

	Capacity	Latency	Cost/GB
Register	100s Bytes	20 ps	\$\$\$\$
SRAM	100s KB	0.5-5 ns	\$\$\$
DRAM	100s MB	50-70 ns	\$
Hard Disk	100s GB	5-20 ms	Cents
<b>Ideal</b>	<b>1 GB</b>	<b>1 ns</b>	<b>Cheap</b>

↳ Big and Fast

## Cache

- Idea: keep frequently and recently used data in smaller but faster memory.
- Principle of Locality: Program accesses only a small portion of the memory address space within a small time interval.


### · Temporal Locality (Time)

- If an item is referenced, it will tend to be referenced again soon.

### · Spatial Locality (Space)



- If an item is referenced, nearby items will tend to be referenced soon.

- Different locality for instructions and data.



Capture the working set and keep it in the memory closest to CPU.

# Cache Memory



- **Hit:** Data is in cache (e.g., X)
  - **Hit rate:** Fraction of memory accesses that hit
  - **Hit time:** Time to access cache (very fast)
- **Miss:** Data is not in cache (e.g., Y)
  - **Miss rate** =  $1 - \text{Hit rate}$  (opposite of Hit rate)
  - **Miss penalty:** Time to replace cache block + hit time
- Hit time < Miss penalty

## Average Access Time

$$= \text{Hit rate} \times \text{Hit Time} + (1 - \text{Hit rate}) \times \text{Miss penalty}$$

Example:

- Suppose our on-chip SRAM (cache) has **0.8 ns** access time, but the fastest DRAM (main memory) we can get has an access time of **10ns**. **How high a hit rate** do we need to sustain an average access time of **1ns**?

Let  $h$  be the desired hit rate.

$$1 = 0.8h + (1 - h) \times (10 + 0.8)$$

$$= 0.8h + 10.8 - 10.8h$$

$$10h = 9.8 \rightarrow h = 0.98$$

Hence we need a hit rate of **98%**.


# Memory to cache mapping

· Cache Block/Line - unit of transfer between memory and cache.


- typically one or more words

· 16-byte block  $\approx$  4-word block.

· 32-byte block  $\approx$  8-word block.



## Direct Mapped Cache.




2 LSBs  $\rightarrow$  4 slots in cache.

Multiple memory blocks can map to the same cache block  
 $\rightarrow$  same cache index.

However, they have unique tag number.

$\text{Tag} = \text{Block number} / \text{Number of Cache Block}.$



Cache Block size =  $2^N$  bytes

Number of cache blocks =  $2^M$

**Offset** = N bits

**Index** = M bits

**Tag** =  $32 - (N + M)$  bits

# Cache Structure

Over

	Valid	Tag	Data	Index
Cache				00
				01
				10
				11

Along with a data block (line), cache also contains the following administrative information (overheads):



1. **Tag** of the memory block
2. **Valid bit** indicating whether the cache line contains valid data

## When is there a cache hit?

( Valid[index] = TRUE ) **AND**  
( Tag[ index ] = Tag[ memory address ] )

is the slot filled?



Eg.



Offset, **N** = 4 bits

**Block Number** =  $32 - 4 = 28$  bits

Check: Number of Blocks =  $2^{28}$




Number of Cache Blocks

=  $16KB / 16bytes = 1024 = 2^{10}$

Cache Index, **M** = 10bits

**Cache Tag** =  $32 - 10 - 4 = 18$  bits




\* Initially cache is empty

Steps: (Load)

1. Check Cache Block at specified index
2. Data in specified block is **invalid** (Cold/Compulsory Miss)
3. Load 16 bytes from memory; Set **Tag** and **Valid** bit.  
↳ To populate the "words" slot. ↳ To 1.

4. Return (offset 2 MSB) Word to Register



(2nd time)

1. Check Cache Block at specified index
2. [Cache Block is Valid] AND [Tags match] → Cache hit!
3. Look at offset to get the specified word. [Spatial Locality].

(overriding)

1. Check Cache Block at specified index
2. Cache block is Valid but **Tag mismatched** [Cold miss]
3. **Replace** block 1 with new data; Set Tag.
4. Check offset, return specified Word to Register.

hit if block in mem  
== block in cache.



# Cache Misses

## 1. Compulsory / Cold Misses

- On first access to a block; the block must be brought into the cache.
- Also Cold Start misses or first reference misses.

## 2. Conflict Misses

- Occur in direct mapped cache / set associative cache, when several blocks are mapped to the same block/set. (Same other blocks)
- Also Collision misses / interference misses.

## 3. Capacity Misses

- Occur when blocks are discarded from cache as cache cannot contain all blocks needed.

# Handling Cache Misses

## On Read Miss:

- Data loaded into cache and then load from there to register.

## Write Miss option 1: Write allocate

- Load the complete block into cache
- Change only the required word in the cache
- Write to main memory depends on write policy. (WB/WT)

## Write Miss option 2: Write around

- Do not load the block to cache
- Write directly to main memory only.

# Steps: (Write)

- Check index, offset
- Check if Cache is Valid and Tags match → Cache hit!
- Replace chosen offset with new Word. (Changed data in cache only)



## Write Policy


- Cache and main memory are inconsistent.

- Solution: Write-through Cache

- Write data both to cache and main memory.

↳ Slow - will only operate at the speed of main memory.

↳ Buffer b/w Cache and main memory (program could carry on, no need wait)



↳ Writes data to cache and write buffer.

## Solution 2: Write-back cache

- only write to cache

- Write to main memory only when cache block is replaced (evicted).

- more complicated to implement, watchful if write back evicts cache blocks.

↳ Add an additional bit (Dirty bit) to each cache block

- Write operation will change dirty bit to 1
- Only cache block is updated, no write to memory.

- When a cache block is replaced:

- Only write back to memory if dirty bit is 1.

↳ indicate if data is changed by write operation.

