Pipelining.

· Key idea:

- · Pipelining doern't help latency of a single task, it helps throughout of the entire workload.
- · Multiple tasks operating circultaneously using different resources.
- · Possible delays:

Pipeline rate limited by slowest pipeline stage

· Stall for dependencies

· 5 Execution Stages

- · IF: Instruction Fetch
- · 10 · Instruction Decode and Register Read
- · EX: Execute an operation or calculate an address.
- · MEM: Access on operand in data memory. (Unilsw)
- . WB: Write back the result into a register. (R/I format)


simultaneously!

" non-pipelined"

4 All stages > 1 dock
cycle.


Comb execution stage tuther I clock cycle-Creneral flow of data is from one stage to the next. (except for update of PC and Write back of register file).

Hordware elements:



Dottorpoth for pipelining Single (toole: update all state elements (PC, register file, data memory) at the end of a dock cycle. Pipelined Implementation: One cycle per pipeline stage. Data required for each stage needs to be stored separately. Data used by subsceptual hadraction: - Street in programmer-utifale stale elements, eg. PC, register file, memory. Data used by some fortunation to laker pipel - Additation register in dataposts and - IPID: register by ID and EX. - EXIMOM: register by EX and Miles

Data used by some lartantian in later pipeline stages: · Additional registur in obtapath conlled pipelina registur · 1F/1D: register blow 15 and 10. · 10/EX: region bom 10 and EX. - EX/MEM: register by EX and MEM. · MEM/WB: register blow MEM and WB. nothing to store at the end of WB .. 10 register at the ev) of M.D. EX/MEM MEM/WB Add Add



/F stage:

- At the end of a cycle, **IF/ID** receives (stores):
 - Instruction read from InstructionMemory[PC]
 - PC + 4
- PC + 4
 - Also connected to one of the MUX's inputs (another coming later)

1D stage:

	IF/ID register supplies:	ID/EX receives:
From Instr.	Register numbers for reading two registers 16-bit offset to be signextended to 32-bit PC + 4	 Data values read from register file 32-bit immediate value PC + 4

Ex stage:

At the beginning of a cycle ID/EX register supplies:	At the end of a cycle EX/MEM receives:
 Data values read from register file 32-bit immediate value PC + 4 	 (PC + 4) + (Immediate x 4) ALU result isZero? signal Data Read 2 from register file

MEM Stage:


At the beginning of a cycle EX/MEM register supplies:	At the end of a cycle MEM/WB receives:				
❖ (PC + 4) + (Immediate x 4)	 ALU result 				
ALU result	Memory read data				
<pre></pre>					
Data Read 2 from register file					

WB Staye:

At the beginning of a cycle MEM/WB register supplies:	At the end of a cycle
ALU resultMemory read data	 Result is written back to register file (if applicable) There is a bug here


Write Pegister in Regtile might be different.

.. need to comy Write Kegister Number all the way-





Control Path for Pipelining.

- · Some control signals as single-cycle datapath.
- · Each control signal belongs to a particular pipeline stage.




	EX Stage				MEM Stage			WB Stage	
	RegDst	ALUSrc	ALUop		Mem	Mem	Branch	MemTo	Reg
	negbbe		op1	op0	Read	Write	branch	Reg	Write
R-type	1	0	1	0	0	0	0	0	1
lw	0	1	0	0	1	0	0	1	1
sw	Х	1	0	0	0	1	0	Х	0
beq	Х	0	0	1	0	0	1	Х	0





Different Implementations



Single-Cycle Processor

IF/D/A/M/W

- Cycle time: $CT_{seq} = \max(\sum_{k=1}^{N} T_k)$ max of instru
 - T_k = Time for operation in stage k
 - N = Number of stages
- Execution Time for I instructions:
 - $Time_{seq} = I \times CT_{seq}$

Instruction	Inst Mem	Reg read	AL U	Data Mem	Reg write	Total
ALU (eg: add)	2	1	2		1	6
lw	2	1	2	2	1	8
sw	2	1	2	2		7
beq	2	1	2			5

Assume 100 instructions.

Cycle time = 8ns (max cycle time of all instra.)

Time to execute 100 instructions =100×8ns=800ns

Multi-Cycle Processor

- IF/D/A[M/W

- Cycle time: $CT_{multi} = \max(\underline{T_k})$ max of the stages.
- Execution Time for I instructions:
 - $Time_{multi} = I \times \underline{Average\ CPI} \times CT_{multi}$
 - Average CPI needed as each instruction takes different number of cycles (Life No. of stages)

Cycle time = 2ns

Given average CPI = 4.6

Time to execute 100 instructions

 $= 100 \times 4.6 \times 2ns = 920ns$

Pipelining Processor

ronx of stuges.
IFID/A/M/W

ite accessing the pipeline register.

- Cycle time: $CT_{pipeline} = \max(T_k) + T_d$
 - T_d = Overhead for pipelining, e.g. pipeline register
- Cycles needed for I instructions:
 - I + N 1 (need N 1 cycles to fill up the pipeline)
- Execution Time for I instructions:
 - $Time_{pipeline} = (I + N 1) \times CT_{pipeline}$

N is

eg. 4 instr., 5 stuyer \Rightarrow 4+(5-1) = 8 cycles.

Number of stages.

add


Assume pipeline register latency = 0.5ns

Cycle time = $\frac{2ns}{0.5ns} = \frac{2.5ns}{0.5ns}$

Time to execute 100 instructions = $(100+5-1) \times 2.5$ ns = 260ns.

Ideer Speedup.

- Assumptions for ideal case:
 - Every stage takes the same amount of time $\rightarrow \sum_{k=1}^{N} T_k = N \times T_1$
 - No pipeline overhead $\rightarrow T_d = 0$
 - I >> N (Number of instructions is much larger than number of stages)



Conclusion:

Pipeline processor can gain **N** times speedup, where **N** is the number of pipeline stages.

Review Question

Given this code:

- a) 4 cycles
- b) $4/(100 \times 10^6) = 40 \text{ ns}$
- c) 4 + 4 = 8 cycles
- d) $8/(500 \times 10^6) = 16 \text{ ns}$
- a) How many cycles will it take to execute the code on a single-cycle datapath?
- b) How long will it take to execute the code on a single-cycle datapath, assuming a 100 MHz clock? | Hz = \cup \text{lyck for sec.}
- c) How many cycles will it take to execute the code on a 5-stage MIPS pipeline? 4+(5-1)=8.
- d) How long will it take to execute the code on a 5-stage MIPS pipeline, assuming a 500 MHz clock?

$$\frac{10\times8\times1}{10}\times\frac{1}{500\times10^6}=\frac{16}{10^9}=16 \text{ ns}.$$