

ISA

CISC vs RISC

↳ Complex Instruction Set Computer

- eg. x86-32 (IA-32), IA-64...
- Single instruction performs complex operation.
- Smaller program size (Memory is expensive <assumed>)
- Complex implementation \Rightarrow no room for hardware optimisation.

↳ Reduced Instruction Set Computer

- eg. MIPS, ARM
- Keep instruction set small & simple, easier to optimise hardware.
- Burden on software to combine simpler operations to implement high-level language statements.
- assumes more / cheaper memory, compiler optimisation.

ISA Design

Data Storage (where do we get the data)

Memory Addressing Modes (how we access data from memory)

Operations in the Instruction Set (types of operations supported by processor)

Instruction Formats

Encoding the Instruction Set (into binary bits).

Data Storage

Storage Architecture.

Eg. General Purpose Register Architecture (MIPS)

Definition:

$$C = A + B$$

operator
operands: may be implicit / explicit (registers)

von Neumann Architecture

↳ Data (operands) are stored in memory.

Concerns:

1. Where do we store the operands so that computation can be performed.
2. Where do we store the computation result afterwards.
3. How do we specify the operands.

Design.

1. Stack Architecture

operands are implicitly on top of the stack



2. Accumulator Architecture.

- One operand is implicitly in the accumulator (a special register)
- eg. IBM 701, DEC PDP-8.

3. General Purpose Register Architecture

Modern — simple hardware design.
— balanced pipeline (optimisation)

• Only explicit operands

CISC

RISC

Register-memory architecture (one operand in memory)

Register-register (load-store) architecture. MIPS, ARM

See video

for example:


4. Memory-Memory Architecture

• All operands in memory.

L0P4

Memory Addressing Mode.


- Given k -bit address, the address space is of size 2^k
- Each memory transfer consists of one word of n bits



Endianness.

- The relative ordering of bytes in a multiple-byte word stored in memory.

Eg. $0x \underline{FF} \underline{10} \underline{EA} \underline{11}$



Big Endian

Little Endian.

MSB stored in lowest address

LSB stored in lowest address.

(Endianness.)

Addressing Modes

- Ways to specify an operand in an assembly language.
- In MIPS:

Register - operand is in a register. eg. add

Immediate - operand is specified in the instruction directly. eg. addi


Displacement - operand is in memory with address calculated as Base + offset eg. lw \$t1, 20(\$t2)

Others:

Addressing mode	Example	Meaning
Register	Add R4, R3	$R4 \leftarrow R4 + R3$
Immediate	Add R4, #3	$R4 \leftarrow R4 + 3$
Displacement	Add R4, 100(R1)	$R4 \leftarrow R4 + \text{Mem}[100 + R1]$
Register indirect	Add R4, (R1)	$R4 \leftarrow R4 + \text{Mem}[R1]$
Indexed / Base	Add R3, (R1 + R2)	$R3 \leftarrow R3 + \text{Mem}[R1 + R2]$
Direct or absolute	Add R1, (1001)	$R1 \leftarrow R1 + \text{Mem}[1001]$
Memory indirect	Add R1, @(R3)	$R1 \leftarrow R1 + \text{Mem}[\text{Mem}[R3]]$
Auto-increment	Add R1, (R2)+	$R1 \leftarrow R1 + \text{Mem}[R2]; R2 \leftarrow R2 + d$
Auto-decrement	Add R1, -(R2)	$R2 \leftarrow R2 - d; R1 \leftarrow R1 + \text{Mem}[R2]$
Scaled	Add R1, 100(R2)[R3]	$R1 \leftarrow R1 + \text{Mem}[100 + R2 + R3 * d]$

Operations in Instructions Set

3.3 Standard Operations



Rank	Integer Instructions	Average %
1	Load	22%
2	Conditional Branch	20%
3	Compare	16%
4	Store	12%
5	Add	8%
6	Bitwise AND	6%
7	Sub	5%
8	Move register to register	4%
9	Procedure call	1%
10	Return	1%
	Total	96%

70% of code
to optimise
processes



Profiler Software

↳ memory / cache

↳ cache performance
(mem improvement)

↳ most freq. used instr.

Instruction Formats

Instruction Length MIPS \rightarrow 32 bits

CISC

- Variable-length instructions
- Req. multi-step fetch & decode.
- more flexible but complex and compact instruction set.


load one part of instruction,
then load next part...

RISC

- Fixed-length instructions
- RISC
- easy fetch & decode
- Simple pipelining & parallelism optimisation.
- Instruction bits are scarce
- Hybrid instruction.
- mix of variable and fixed-length instruction.

MIPS - 4 bytes long.

\rightarrow ARM 64 bit



VLIW arch.

(very long instruction word)

Instruction Field Divide into smaller fields.

type & size of operands. - typical char (8 bits), word (32 bits)

- opcode: unique code to specify desired operation.
- operands: zero or more additional information needed for the operation.

support for 8-, 16-, and 32-bit integer

lb lhw lw

& 32/64-bit floating point operations.

eg. R, I, J-format

Encoding the Instruction Set:

Issues:

- Code size \rightarrow RISC \rightarrow Prog size \uparrow
- Speed/performance
- design complexity

Decisions:




- no. of registers \rightarrow 32 reg \rightarrow 5 bits in Instr. Encoding
- no. of addressing modes. \rightarrow \uparrow addr modes \propto \uparrow complexity
- no. of operands in an instruction. \rightarrow 3 reg / 2 reg + 1 imm / reg + memory.

Competing forces:

- registers & addressing modes.
- reduce code size. RISC (10 Instr) vs CISC (1 Instr)
- instruction length that is easy to handle (i.e. fixed-length)

\uparrow reduced flexibility.

Three encoding choices: variable, fixed, hybrid.



how to fit multiple set of instruction types into same (limited) no. of bits.

\downarrow
work w/ most constrained instruction types.

Expanding opcode scheme:

- opcode has variable length for different instructions.
- maximize the instruction bits i.e. when there's unused bits.


expanded from operand's 5 bit.

$2^6 - 1 + 2^5$ instructions.

(type A) 6 bits \rightarrow 11 bits (type B)
 $2^6 - 1$ 2^5 (first 6 fixed to 11111)
 assigned to type B i.e. 11111 xxxxx.
 i.e. 11111 00000 2^5 instr.

Maximise!

① maximise instr. that has more no. of bits, minimise the other




$$\text{Total} = 1 + (2^6 - 1)(2^5) = 2017$$

Design on expanding opcode:

- \rightarrow ① start \leftarrow most restrictive case
- \rightarrow ② set the bits to satisfy most restrictive case
- \rightarrow ③ Continue...

Technique:



$$\text{Maximum} = 2^a - 2^{a-x} - 2^{a-x-y} \dots + 1 + 1 \dots$$

$$\text{Minimum} = (2^z - 1) + (2^y - 1) + (2^x) \dots$$