# 1 S A

#### CISC VS RISC

Complex Instruction Set Computer

- · 60. x86-32 (1A-32), 1A-64...
- · Sizele Instruction performs complex operation.
- · Smaller Program size (Manage is expansive (OLIS world)
- · Complex implementation >> no ross for hardware optimisation

- Reduced Instruction Set Computer

- · eg. MPS, ARM
- · Keep instruction set small & simple, ectifu to optimise horsoner.
- · Burden on software to combine simple operations to implement high-level
- . WILLIAM word (charges wound) combigs abywyzonou

# ISA Design

Doton Storage (where do no yet the duta)

Memory Addressing Modes (How we access data from memory)

Operations in the Instruction Set (types of operation supported by procurses)

Instruction Formuls

Encoding the Instruction Set (into binny bits).

Data Storage · Storage Aphitecture.

· Eg. General Purpose Register Fichitative (MIPS)

· von Neumann Arhitature

L Dontor Coperands) are stored in memory.

#### . Covan:

- 1. Where do we store the operator so that computation can be performed.
- 2. Where do we other the computation result Offerwards
- 3. How do we specify the openads.

#### Derign.

- Stack Arhitecture
- Accomplytor Architecture.
  - · One operand is implicitly to the accumulature Ca special register)
  - eg. IBM 701, DEC PDP-f.
- 3. General Purpose Registre Architecture Modern \_ bonlund pipeline (optimisation)
  - Only explicit operands

Sec video

(ISC & Register-memory architecture (One operat in memory)

Register-register (load-store) architecture. MIPS., DRM


for example.

4. Memory - Memory Achitecture.

LIOP4


· All abanys in word.

- Given k-bit address, the address space is of size 2<sup>k</sup>
- Each memory transfer consists of one word of n bits



#### Englanvers.

. The relative ordering of bytes in a multiple -byte word stored in memory.



#### Addressing Modus


- · Wous to specify on operand in an assembly language.
- · /n M/P 5 =

### · Other:

	Addressing mode	<u>Example</u>	<u>Meaning</u>
Г	Register	Add R4,R3	R4 ← R4+R3
	Immediate	Add R4,#3	R4 ← R4+3
	Displacement	Add R4,100(R1)	R4 ← R4+Mem[100+R1]
	Register indirect	Add R4,(R1)	R4 ← R4+Mem[R1]
	Indexed / Base	Add R3,(R1+R2)	R3 ← R3+Mem[R1+R2]
	Direct or absolute	Add R1,(1001)	R1 ← R1+Mem[1001]
	Memory indirect	Add R1,@(R3)	$R1 \leftarrow R1+Mem[Mem[R3]]$
	Auto-increment	Add R1,(R2)+	$R1 \leftarrow R1+Mem[R2]; R2 \leftarrow R2+d$
	Auto-decrement	Add R1,–(R2)	R2 $\leftarrow$ R2-d; R1 $\leftarrow$ R1+Mem[R2]
	Scaled	Add R1,100(R2)[R3]	$R1 \leftarrow R1 + Mem[100 + R2 + R3 * \underline{d}]$
		Offset Base index.	scalling factor

## Operations in Instructions Set

#### 3.3 Standard Operations



Rank	Integer Instructions	Average %
1	Load	22%
2	Conditional Branch	20%
3	Compare	16%
4	Store	12%
5	Add	8%
6	Bitwise AND	6%
7	Sub	5%
8	Move register to register	4%
9	Procedure call	1%
10	Return	1%
	Total	96%

To: of code

to optimise

process

Police Saturare

Concregations

Concregations

Concregations

Concregations

Most frey. Use instr.

# Instruction Formats

CISC Voriable-length MIPS > 32 bits

CISC Voriable-length Instruction

Req. amilti-step feth & decode.

More flexible but complex and compact instructions.

PARM by bit 32 bit

RISC PRINCHED bits and production

RISC PRINCHED bits and some scarce

PRINCHED bits and scarce

VEIV orch.

While pipelining & production

VIIV orch.

Mix of variable and fixed-length Instruction.

· Instruction Field Divite into smaker fields.

type & size of operands. - typical char(& bits), wood (32 bits)

- · vouse: unique abe to specify derived operanon.
- · operands: 200 or more additional atomation needed for the operation.

. support for 8-, 16-, and 32-bit integer

1 1 1

1 b lhw lw


8 32/64-bit Floating point operations.

· eg. R, I, J-fermot

Encoting the Instruction Set.

- · / szwe s :
  - Code size RISC > PM Size
  - speed/performance
  - design complexity
- · Decisions:
  - no. of register -> 32 reg -> 5 bits in truth. Enwaring-
  - No. of addressing modes. -> 1 adds modes of 1 complexity
  - no. of operands in an instruction. -> 3 reg (2 reg+ 1 mm) reg + memory.
- · Competing forces:
  - register & addressing mosts.
  - reduce code size. RISC (lo Instr) vs CISC (1 Instr)
  - instruction length that is easy to handle (i.e. fixed-length)

reduced floring.



Mux, m, e 1.

morximire i note that how more no. It lite, minimize the other

Type A 
$$\rightarrow$$
 A  $\boxed{000000}$  —  $\boxed{1}$  instruction (minimises).

Type B  $\rightarrow$  B  $\boxed{000000}$  —  $\boxed{1}$ :

 $\boxed{1}$ 

$$7.1 \text{ m} = 1 + (2^6 - 1)(2^5)$$
  
= 2017

Deston on exposition of was:

- > (1) start is may restrictive was-
- > 2) set the bits to satisfy must sufficitue care
- →(3) Condim...

Technique:

Maximum = 
$$2^{\alpha} - 2^{\alpha-x} - 2^{\alpha-x-y} + 1+1...$$

$$Minimum = (2^{x}-1)+(2^{y}-1)+(2^{x})...$$