Coche

· SRAM

· DRAM

- 6 transistors per memory cell.

- I transister per menog cell

- Low density

- High denily

Faut access latury of 0.5-5 ns

- Slow access laterly of 50-70 ns

- More costly.

- less with

- used in flip-flops, cache.


- Wed in main manary.

	Capacity	Latency	Cost/GB
Register	100s Bytes	20 ps	\$\$\$\$
SRAM	100s KB	0.5-5 ns	\$\$\$
DRAM	100s MB	50-70 ns	\$
Hard Disk	100s GB	5-20 ms	Cents
Ideal	1 GB	1 ns	Cheap

L Big on Fast


Cache


- I dea: Neep frequently and recently was data in smaller but factor memory.
- Priciple of Locality: Program accesses only a small portion of the namely address pass within a small time interval.
 - · Tunpool Locality (Time)
 - · If an item is referenced, it will tend to be referenced again room.
 - Spatial County (Space)
 - . If on item is observed, nearby items will tend to be referenced soon.
 - · Different locality for instructions and data.



Capture the working set and Weep it in the momenty closest to COU.

Cache Memory





- Hit: Data is in cache (e.g., X)
 - Hit rate: Fraction of memory accesses that hit
 - Hit time: Time to access cache (very fast)
- Miss: Data is not in cache (e.g., Y)
 - Miss rate = 1 Hit rate (opposite of Hit rate)
 - Miss penalty: Time to replace cache block + hit time
- Hit time < Miss penalty</p>

Average Access Time

= Hit rate x Hit Time + (1-Hit rate) x Miss penalty

Example:

Suppose our on-chip SRAM (cache) has 0.8 ns access time, but the fastest DRAM (main memory) we can get has an access time of 10ns. How high a hit rate do we need to sustain an average access time of 1ns?

```
Let h be the desired hit rate.

1 = 0.8h + (1 - h) \times (10 + 0.8)

= 0.8h + 10.8 - 10.8h

10h = 9.8 \rightarrow h = 0.98

Hence we need a hit rate of 98%.
```


Menory to cache mapping

· Cache Block/Line - unit of transfer between memory and cache.


- typically one or more words

· lb-byteblock & 4-word block.

· 32-byte block & 8-word block.




· Direct Mapped (ache.




Multiple number blocks can map to the same cache block -> same cause index.

However, they have unique tag number.

Tog= Block rumber Number of Cache Block.







Along with a data block (line), cache also contains the following administrative information (overheads):


1. Tag of the memory block

ाना

2. Valid bit indicating whether the cache line contains valid data







* Intially cache is emply

Steps: (Lond)


- 1. Chem Cache Block at specified index
- 2. Data in specified block is invalid (Wild / Compulsory Miss)
- 3. Load 16 bytes from memory; Set Tay and Valid bit.
 Ly To popular the "words" state.
- 4. Return (offset 2MSB) Word to Register

(2nd time) 1. Check Cally Block at specified index

- 2. [Cathe Block is Valid] AND [Tags match] -> Cathe hit!
- 3. Look at offset to get the specified word. [Spatial Locality].

(Overiting) 1. Chech Cache Blick at specified intex

- 2. Cathe block is Valid but Tage mismatched [(old miss]
- 3. Replace block I with new data; Set Tag.
- 4. Check offset, return specified Word to Register.



Nit if block in wather

Carhe Misres

1. Compulson / Coll Misser

- · On first access to a block; the block must be brought into the coche.
- ' Aka Cold Stort misses or first reforma misses.

2. Conflict Misses

- · Occur in direct mapped when / Set associative cache,
 when several blocks are mapped to the same blocks.
- · Altan Collision misses/interference misses


3. Capacity Misses

· O can when block me discorded from cache as cache Carnot contain all blocks needed.

Handling Cache Mirrer


· On Read Miss:

- · Data located into cache and then load from there to regular.
- Write Micr opten 1: Write allocate
 - · Local the complete block into coche
 - · Change only the required word in the cache
 - · Write to main monory depends on units policy (WBIWT)
- . Write Miss option 2: Write around
 - · Do not local the block to couche
 - . Write directly to main memory only.



Loson - will only openic at the speed of main money.

L Buffer both Cache and main memory (program could carry on, no need wait)



- · Solution 2. Write back cache
- . Menug Controlle: Write unfests of buffer to munny.
- · only write to cache
- · Write to main monory only when cache block is replaced (exicted).
- · More complicated to imparent, wouldn't if write back every existed cache block.
 - L Add an additional bit (Dirty bit) to each conduction
 - Write operation will change dirty bit to 1 Changed by write operation
 - · Only couche block is uptated, no write to manning.
 - . Mhow or contro planta is reblancy:
 - · Only write book to memory if dirty bit is 1.