

Pipelining.

- Key idea:
 - Pipelining doesn't help latency of a single task, it helps **throughput** of the entire workload.
 - Multiple tasks operating simultaneously using different resources.
 - Possible delays:
 - Pipeline rate limited by **slowest** pipeline stage
 - Stall for **dependencies**

5 Execution Stages



- IF: Instruction Fetch
- ID: Instruction Decode and Register Read
- EX: Execute an operation or calculate an address.
- MEM: Access an operand in data memory. (LW/SW)
- WB: Write back the result into a register. (R/I format)

Each execution stage takes 1 clock cycle.

General flow of data is from one stage to the next. (except for update of PC and write back of register file).

"non-pipelined"
↳ All stages → 1 clock cycle.

Hardware elements:



Several instructions are in the pipeline simultaneously!

Datapath for pipelining

→ same instruction

Single Cycle: update all state elements (PC, register file, data memory) at the end of a clock cycle.

Pipelined Implementation: One cycle per pipeline stage.

Data required for each stage needs to be stored separately.

Data used by subsequent instructions:


- Stored in programmer-visible state elements, eg. PC, register file, memory.

Data used by same instruction in later pipeline stages:

- Additional registers in datapath called pipeline registers
- IF/ID: register btw IF and ID.
- ID/EX: register btw ID and EX.
- EX/MEM: register btw EX and MEM.
- MEM/WB: register btw MEM and WB.

"Collection" of registers.
→ To store data.

nothing to store at the end of WB.
∴ no register at the end of WB.



IF stage:

- At the end of a cycle, **IF/ID** receives (stores):
 - Instruction read from InstructionMemory[PC]
 - PC + 4
- PC + 4
 - Also connected to one of the MUX's inputs (another coming later)

ID stage:

	At the beginning of a cycle IF/ID register supplies:	At the end of a cycle ID/EX receives:
From Instr.	<ul style="list-style-type: none"> ❖ Register numbers for reading two registers ❖ 16-bit offset to be sign-extended to 32-bit ❖ PC + 4 	<ul style="list-style-type: none"> ❖ Data values read from register file ❖ 32-bit immediate value ❖ PC + 4

Ex stage:

At the beginning of a cycle ID/EX register supplies:	At the end of a cycle EX/MEM receives:
<ul style="list-style-type: none"> ❖ Data values read from register file ❖ 32-bit immediate value ❖ PC + 4 	<ul style="list-style-type: none"> ❖ (PC + 4) + (Immediate x 4) ❖ ALU result ❖ isZero? signal ❖ Data Read 2 from register file

MEM stage:


At the beginning of a cycle EX/MEM register supplies:	At the end of a cycle MEM/WB receives:
<ul style="list-style-type: none"> ❖ (PC + 4) + (Immediate x 4) ❖ ALU result ❖ isZero? signal ❖ Data Read 2 from register file 	<ul style="list-style-type: none"> ❖ ALU result ❖ Memory read data

WB stage:

At the beginning of a cycle MEM/WB register supplies:	At the end of a cycle
<ul style="list-style-type: none"> ❖ ALU result ❖ Memory read data 	<ul style="list-style-type: none"> ❖ Result is written back to register file (if applicable) ❖ There is a bug here.....


↳ Write Register in RegFile might be different.

∴ need to carry Write Register Number all the way.



Control Path for Pipelining.

- Some control signals are single-cycle datapath.
- Each control signal belongs to a particular pipeline stage.



Decode Stage:

- get 6 bit op-code to generate control signal

EX:

- ALUSrc
- ALUOp
- RegDst



MEM:

- MemRead
- MemWrite
- Branch


WB:

- MemtoReg
- RegWrite

	EX Stage				MEM Stage			WB Stage	
	RegDst	ALUSrc	ALUOp		Mem Read	Mem Write	Branch	MemTo Reg	Reg Write
			op1	op0					
R-type	1	0	1	0	0	0	0	0	1
lw	0	1	0	0	1	0	0	1	1
sw	X	1	0	0	0	1	0	X	0
beq	X	0	0	1	0	0	1	X	0



Different Implementations



Single-Cycle Processor

- Cycle time: $CT_{seq} = \max(\sum_{k=1}^N T_k)$ max of instrs.
 - T_k = Time for operation in stage k
 - N = Number of stages
- Execution Time for I instructions:
 - $Time_{seq} = I \times CT_{seq}$

Instruction	Inst Mem	Reg read	ALU	Data Mem	Reg write	Total
ALU (eg: add)	2	1	2		1	6
lw	2	1	2	2	1	8
sw	2	1	2	2		7
beq	2	1	2			5

Assume 100 instructions.

Cycle time = 8ns (max cycle time of all instrs.)

Time to execute 100 instructions = $100 \times 8\text{ns} = 800\text{ns}$

Multi-Cycle Processor

- Cycle time: $CT_{multi} = \max(T_k)$ max of the stages. (IF/D/A/M/W)
- Execution Time for I instructions:
 - $Time_{multi} = I \times \text{Average CPI} \times CT_{multi}$
 - Average CPI needed as each instruction takes different number of cycles (diff. no. of stages) via statistics.

Cycle time = 2ns

Given average CPI = 4.6

Time to execute 100 instructions = $100 \times 4.6 \times 2\text{ns} = 920\text{ns}$

Pipelining Processor

- Cycle time: $CT_{pipeline} = \max(T_k) + T_d$ overhead
 - T_d = Overhead for pipelining, e.g. pipeline register
- Cycles needed for I instructions:
 - $I + N - 1$ (need $N - 1$ cycles to fill up the pipeline)
- Execution Time for I instructions:
 - $Time_{pipeline} = (I + N - 1) \times CT_{pipeline}$

Assume pipeline register latency = 0.5ns

Cycle time = $2\text{ns} + 0.5\text{ns} = 2.5\text{ns}$

Time to execute 100 instructions = $(100 + 5 - 1) \times 2.5\text{ns} = 260\text{ns}$

N is number of stages. eg. 4 instr., 5 stages $\Rightarrow 4 + (5 - 1) = 8$ cycles.



Ideal Speedup.

- Assumptions for ideal case:
 - Every **stage** takes the **same amount of time** $\rightarrow \sum_{k=1}^N T_k = N \times T_1$
 - No pipeline overhead** $\rightarrow T_d = 0$
 - $I \gg N$ (Number of **instructions** is **much larger** than number of **stages**)

$$\begin{aligned}
 \text{Speedup}_{\text{pipeline}} &= \frac{\text{Time}_{\text{seq}} \text{ (w/o Pipeline)}}{\text{Time}_{\text{pipeline}} \text{ (With pipeline)}} \\
 &= \frac{I \times \sum_{k=1}^N T_k}{(I+N-1) \times (\max(T_k) + T_d)} = \frac{I \times N \times T_1}{(I+N-1) \times T_1} \\
 &\approx \frac{I \times N \times T_1}{I \times T_1} \quad \text{since } I \gg N \quad \text{all stages taken some amt. of time.} \\
 &= N
 \end{aligned}$$

Conclusion:

Pipeline processor can gain **N** times speedup, where **N** is the number of pipeline stages.

Review Question

- Given this code:

```

add $t0, $s0, $s1
sub $t1, $s0, $s1
sll $t2, $s0, 2
srl $t3, $s1, 2
  
```

a) 4 cycles

b) $4 / (100 \times 10^6) = 40 \text{ ns}$

c) $4 + 4 = 8 \text{ cycles}$

d) $8 / (500 \times 10^6) = 16 \text{ ns}$

- How many cycles will it take to execute the code on a single-cycle datapath?
- How long will it take to execute the code on a single-cycle datapath, assuming a 100 MHz clock? $1 \text{ Hz} = 1 \text{ cycle per sec.}$
- How many cycles will it take to execute the code on a 5-stage MIPS pipeline? $4 + (5-1) = 8.$
- How long will it take to execute the code on a 5-stage MIPS pipeline, assuming a 500 MHz clock?

* Technique: (ideal)

no. of stages + no. of instructions - 1

$$\frac{10 \times 8}{10} \times \frac{1}{500 \times 10^6} = \frac{16}{10^9} = 16 \text{ ns.}$$