

MIPS 1

- "Microprocessor without Interlock Pipeline Stages"

ISA

- Instruction set Architecture.
- C++ / Java : A + B

→ contains set of instructions
that processor can support.
'manual' for hardware
list of functionalities.

↓ Compiler

- translates this into assembly language statements

add A, B

↓ Assembler


- translates this into machine language instructions
that the processor can execute.

1000 1100 1010 1000)

)

MIPS


- An abstraction on the interface between the hardware and the low-level software
- eg IA-64, IA-32 ISA.



Assembler

Machine Code VS Assembly Language

- Instructions in binary
- hard & tedious to code
- may also be written in
mnemonic
- human readable
- easier to write,
symbolic version of machine
code.



2 Major Components in CPU

- Bus → - Processor ✓ → performs computation (+, -, *, /)
→ - Memory ✓ (RAM) → store code & data

bridge between the 2 components (wires/circuits),

- processor is much faster than memory



provide temporary storage for values

in the processor (avoids freq. access of memory)



"Memory instruction" registers → same speed as processor's ALU

(1) Instruction to move data into registers (load) \Rightarrow variable mapping.

(2) Arithmetic operations can now work directly on registers only

↳ replaces all variables w/ corresponding mapped register in memory.

↳ able to use a constant value instead of register value.

(3) Instruction is executed sequentially by default

↳ control flow instructions \Rightarrow changes control flow based on condition

↳ loop (repetition) & if-else (selection) are supported.


(4) Move data from register into memory (store)

General Purpose Registers

- fast memories in processor
 - data are transferred from memory to registers for faster processing
- limited in number
 - a typical architecture has 16 to 32 registers
 - Compiler associates variables in a program with registers **mapping**
- Registers have no data type → only stores 32-bit numbers
 - Unlike program variables.
 - machine assembly instruction assumes the data stored in register is of the correct type → eg. add
⇒ 32 bit 2's
- MIPS registers.
 - Can be referred by number \$1, \$2 or a name eg. \$a0, \$t1
 - each number has a corresponding name.
 - register 1 \$at is reserved for assembler
 - register 26-27 \$k0-\$k1 is reserved for OS.


Name	Register number	Usage
\$zero	0	Constant value 0
\$v0-\$v1	2-3	Values for results and expression evaluation
\$a0-\$a3	4-7	Arguments <small>for program or functions</small>
\$t0-\$t7	8-15	Temporaries
\$s0-\$s7	16-23	Program variables

Name	Register number	Usage
\$t8-\$t9	24-25	More temporaries
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Frame pointer
\$ra	31	Return address



MIPS Assembly Language

- Each instruction executes a simple command
 - ↳ has a counterpart in high-level language.
- Each line of assembly code contains at most 1 instruction.
- # is used for comments.
- General syntax:



"Variable mapping"
by compiler \Rightarrow memory instructions

(Complex Instructions)

$$\begin{array}{l}
 \text{a} = b + c - d \\
 \Rightarrow \underline{t0} = b + c \\
 \text{a} = \underline{t0} - d
 \end{array}
 \quad \left| \quad \begin{array}{l}
 \text{add } \$t0, \$s1, \$s2 \\
 \text{sub } \$s0, \$t0, \$s3
 \end{array}
 \right.$$

temporary register.

Arithmetic Operation - views the content of a register as a single quantity (signed or unsigned integer)

Addition	add \$s0, \$s1, \$s2	$\$s0 = \$s1 + \$s2$	i.e. 32 bit number
Subtraction	sub \$s0, \$s1, \$s2	$\$s0 = \$s1 - \$s2$	
Addition (constant)	addi \$s0, \$s1, 4 <small>immediate operand number (-2³¹ to 2³¹) 16 bit 2's</small>	$\$s0 = \$s1 + 4$	

no subi since can use addi with negative constant.

Assignment Operation appears very often in code

f=g	addi \$s0, \$s1, \$zero	$\$s0 = \$s1 + 0$
pseudo -instruction	move \$s0, \$s1	Avoided in CS2100

↳ "False" instruction that get translated to the corresponding MIPS instruction(s)
↳ For convenience in coding.


Logical Operations - view register as 32 raw bits

Logical operation	C operator	Java operator	MIPS instruction
Shift Left	<<	<<	sll
Shift right	>>**	>>, >>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT*	~	~	nor
Bitwise XOR	^	^	xor xor

*with some tricks **this is "arithmetic" shift in both GCC and Clang (compiler dependent)

Shift Left Logical (reverse for right)

- move all the bits in a word to the left by a number of positions.
- fill the emptied positions with zeroes.
- 1011 1000 0000 0000 0000 0000 0000 1001



shift left logical
 shift right logical
 → If all 1, then 1, else 0.
 → If all 0, then 0, else 1.
 → Not(Or) → If all 0, then 1, else 0.
 → Exclusive or → Not Equal, then 1, else 0.

↓
 no Nori cause not much used.
 Can get NOR by making second operand all 0s.

~~1000 0000 0000 0000 0000 0000 1001 0000~~

- equivalent math operation for shifting n bits?

$$0001 \rightarrow 0010 \rightarrow 0100 \rightarrow 1000$$

$$1 \rightarrow 2 \rightarrow 4 \rightarrow 8$$

Multiplication by 2^n (left)

Division by 2^n (right)

- Much faster than multiplication / division:

$$\text{eg. } a = a * 8 \rightarrow \text{sll } \$s0, \$s0, 3.$$

$$2^3 = 8 \Rightarrow n=3$$

Load large constant into a register

- 32 bit constant into 32 bit register.
- Use "load upper immediate" to set the upper 16-bit:

① lui \$60, 0xAAAA. (max is 16-bits)

[1010101010.]
[0000000000.]
A A A A
upper 16-bits. lower 16-bits

- Use "or immediate" to set the lower-order bits.

② ori \$60, \$t0, 0xF0F0 (max is 16-bits)

ori [0000000000.]
[1111000000.]
F O F O
[1010101010.][1111000000.]