
# Combinational Circuits.

· 2 down of logic circuit


## 1. Combinational

· each output depends entirely on the immediate (present) inputs.




## 2. Leguntial

· each output depends on both prevent inputs on state.



## · Circuit analysis



#### Steps:

- 1. Label the inputs and outputs.
- 2. Obtain the functions of intermediate points and the outputs.

3· <i>[</i>	سوء(	the	S	Sum			
	A	В	(SHR)	(A'+1B')	FI	Fa	
	0	Q	0	1	0	0	
	0	\	1	1		0	
	1	0	1	1	1	0	
	1	(	1	0	0	1	

4. Deduce the functionality of the circuit

> Half adder

· Cirmit Design.

- · Gate-level design method (or logic gater) \_\_\_\_ ownilable as · Block-lovel design method (it tructional blocks) Intrograted circuit chips.
- · Main Objective: reduce cost / no. of gote / no. of 10, incresse speed design simplicity (1e-usuable blocks)

## - eg. Design Half Addu.

peridu bisagne:

- 1. State problem Build a Half Adder
- 2. Determine the inputs and another of the circuit.

eg. 
$$X \rightarrow \Sigma \rightarrow C \rightarrow black fighten.$$


CX+1)

CX+1)

3. Draw the truth baloke

Х	Υ	С	Z
0	0	0	0
0	1	0	1
$\overline{\bot}$	0	٥	
7	1		0

4. Obtain simplified Booken function



- . Half adder adds up unly 2 bits
- · To add 2 binury numbers, we need to add 3 bits

· Need Full Adder (can be made from 2 half adder)

$$\begin{array}{c|c}
X \rightarrow & & & & \\
Y \rightarrow & & & & \\
Z \rightarrow & & & & \\
& & & & & \\
X + Y + Z)
\end{array}$$

· Trnth Tuble.

Х	Υ	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Note:

Z - carry in (to the current position)

C - carry out (to the next position)

## · Kmap

· Simplified SOP form:

$$C = X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z + X \cdot Y \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z + X \cdot Y \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z + X \cdot Y \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z + X \cdot Y \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z + X \cdot Y \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z + X \cdot Y \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$

$$= X \cdot Y + (X \oplus Y) \cdot Z$$


$$= X \cdot Y + (X \oplus Y) \cdot Z$$


$$=$$

$$S = X' \cdot Y' \cdot Z + X' \cdot Y \cdot Z' + X \cdot Y' \cdot Z' + X \cdot Y \cdot Z \cdot Z' + X \cdot Y' \cdot Z' + X \cdot Y \cdot Z \cdot Z' + X \cdot Y \cdot Z' + Y \cdot Z') + X \cdot (Y' \cdot Z' + Y \cdot Z)' = X \cdot (Y' \cdot BZ)'$$

## · Circuit Implementation

$$C = X \cdot Y + (X \cdot Y) \cdot Z$$
$$S = (X \cdot Y) \cdot Z$$
$$= (X \cdot Y) \cdot Z$$





#### · Code converte

· taker on input code, familiates to its equivalent output code.




· eg. BCO to excess-3 cate countr

Biany Coded Deamal Input: BCD code

Ombut: Exect-3 cose.

Digit	BCD code	Excess-3 code
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100



## = 4 winble touth table

ontput	= 101	· tuc	+3	ζ.
100			٠.	•

		BCD		BCD Exc			Exce	ess-3	3	•	W	X		
		Α	В	С	D	w	Х	Υ	Z		AB 00 01 11 10	AB CD	01 11 10	
	0	0	0	0	0	0	0	1	1		00 0 0 0 0	00 0	1 1 1	
	1	0	0	0	1	0	1	0	0		01 0 1 1 1	01 1	0 0 0	)
	2	0	0	1	0	0	1	0	1			} B		<b>B</b>
	3	0	0	1	1	0	1	1	0		A	A 11 X	XXX	J
	4	0	1	0	0	0	1	1	1		10 1 1 X X	10 0	1 X X	
	5	0	1	0	1	1	0	0	0	_	D		D	
	6	0	1	1	0	1	0	0	1		_		_	
	7	0	1	1	1	1	0	1	0	K-maps	Υ	Z		
	8	1	0	0	0	1	0	1	1	ic-maps	AB CD 00 01 11 10	AB CD	01 11 10	
	9	1	0	0	1	1	1	0	0		00 1 0 1 0	00 1	0 0 1	
1	10	1	0	1	0	X	Х	X	X	``	01 1 0 1 0	01 1	0 0 1	)
H	11	1	0	1	1	Х	X	Х	X		(1)	} B (		B
!	12	1	1	0	0	Х	X	Х	Х	i	A 11 X X X X	A 11 X	X X X	J
	13	1	1	0	1	X	X	X	X		10 1 0 X X	10 1	0 X X	
!	14	1	1	1	0	Х	X	Х	Χ	i i				
	15	1	1	1	1	X	X	Х	Χ	,	b			
_														

invalid have decimal is from 0-9.

# :- Simplified boolean expression:

$$X = B \cdot C + B \cdot D + B \cdot C \cdot \cdot D'$$

$$X = B \cdot C + B \cdot D + B \cdot C \cdot \cdot D'$$


$$X = B \cdot C + B \cdot D + B \cdot C \cdot \cdot D'$$

#### · Block-Level Design

- · More complex circuits can also be built using block-level method.
- . In-general, block-level design method ( as opposed to gate-level design) relies on algorithms or formulae of the circuit, which are obtained by decomposing the main problem to sub-problem recursively ( until small enough to be breetly solved by blocks of circuity)
- eg. Using 4-bit parallel adders as building blocks, we can create the following:
  - 1. BCD to Excess- 3 Code converter
  - 2. 16-bit Parallel Adder.

#### 4-bit povallel adder

· add 2 4-bit numbers together and corry-in, to produce a 5-bit result.



· 5-bit remit is sufficient because the largest result is:


$$||||_1 + ||||_2 + ||_2 = |||||_2$$

- · Gate-lovel design should not be wed here! > trans table for 9 inputs is too big: 29=512 rows!
- · Alternativa design possible

has the same function as a full adder:

$$C_{i+1} = X_i \cdot Y_i + CX_i \oplus Y_i) \cdot C_i$$
  
$$S_i = X_i \oplus Y_i \oplus C_i$$


· .: each full adder handle one column of addition:



- · carry is propagated by caucabing the carry from one full adder to the next.
- · Parallel Adder because the input ors prevented simultaneously (in product) (also called the Ripple-Corry Adder)

## 16-bit Parallel Alber?

· Larger parallel adders can be built from smaller ones



- · Magnitude Compunator
  - · Compare 2 unsigned values A and B, checks if A>B, A=B, A<B.
  - · An n-bit magnitude composator using claurical method requires 22 rows in truth table.
  - · Exploit regularity in design
    - · Compare 2 4-bit unsigned values

Alazaza,a.) and Blb3b2b1b.)


· H α3 > b3, then A>B.

If α3 < b3, thu A < B.

If  $a_3 = b_2$ , then if  $a_3 > b_2$ ...

Let  $A = A_3A_2A_1A_0$ ,  $B = B_3B_2B_1B_0$ ;  $x_i = A_iB_i + A_i'B_i'$  or if  $A_i \neq b_i$  is  $A_i = A_i + A_i'B_i$  or if  $A_i \neq b_i$  is  $A_i = A_i + A_i'B_i$  or if  $A_i \neq b_i$  is  $A_i = A_i + A_i'B_i$  is  $A_i = A_i'B_i$  is  $A_$ 

Block diagram of 4-bit magnitude communion




## Circuit Delays

- . each loyic gate have a Certain delay.
- · given a logic gate with delay t, if inputs are stable at time ti, ts, ..., tr,


thun the condict time in which the output will be stable is:

max(t, t, ..., tn)+t.




Delay of all outputs of a combinational circuit, repeat the above rule for all gates.


As a simple example, consider the full adder circuit where all inputs are available at time 0. Assume each gate has delay t.



## More Complex example:




Analyse the delay for the repeated block.



where X<sub>i</sub>, Y<sub>i</sub> are stable at 0t, while C<sub>i</sub> is assumed to be stable at mt.

Performing the delay calculation:



In general, on n-bit ripple-corry parallel aborroll experience the following delay times:


$$S_n = ((n-1)2+2)t$$

$$C_{n+1} = ((n-1)2+3)t$$

propagation delay of raple-carry parallel adder is proportional to the no. of bits it handles.

The circuit is a 2-bit adder-cum-substractor. If Cin is set to 0, it performs X + Y. If Cin is 1, it performs X - Y.

Since F=1 when AB=CD, or AB-CD=0, the solution is shown below. (Other answers possible).



Hult -47960 = or