


# Gate symbols



Symbol set 1

Symbol set 2

(ANSI/IEEE Standard 91-1984)



## ■ Inverter (NOT gate)




A	A'
0	1
1	0

## ■ AND gate




A	B	A · B
0	0	0
0	1	0
1	0	0
1	1	1

## ■ NAND gate



A	B	(A · B)'
0	0	1
0	1	1
1	0	1
1	1	0



~~Negative OR~~

## ■ OR gate




A	B	A + B
0	0	0
0	1	1
1	0	1
1	1	1

## ■ NOR gate



A	B	(A + B)'
0	0	1
0	1	0
1	0	0
1	1	0



~~Negative AND~~

## ■ XOR gate



A	B	A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

→ inclusive or  
A + B  
0  
1  
1  
1

## ■ XNOR gate




A	B	(A ⊕ B)'
0	0	1
0	1	0
1	0	0
1	1	1

XNOR can be represented by  $\odot$   
(Example:  $A \odot B$ )

# Logic Circuits.

- Fan-in : no. of inputs of a gate

(gate may have fan-in more than 2)





every input must be connected in a working circuit!

- May implement boolean expressions as logic circuits.



eg.  $F1 = x \cdot y \cdot z'$  (3 input AND gate)



Example:  $F2 = x + y' \cdot z$



Example:  $F3 = x \cdot y' + x' \cdot z$




## Universal Gates

- AND/OR/NOT gates are sufficient for building any boolean function
- $\{AND, OR, NOT\} \Rightarrow$  complete set of logic
- Other gates are also used - usefulness, economical, self-sufficient  
eg. XOR for parity bit gen. NAND/NOR

## NAND gate


- It is a complete set of logic

$\Rightarrow$  able to build NOT/AND/OR w just NAND.



## NOR gates


- Also a complete set of logic.




- SOP expression can be easily implemented using

eg.  $F = A \cdot B + C' \cdot D + E$

- 2-level AND-OR circuit




- 2-level NAND circuit.




- POS  $\approx$  NOR

eg.  $G = (A+B) \cdot (C'+D) \cdot E$

- 2 level OR-AND circuit



- 2 level NOR circuit




# Programming Logic Array (PLA)

- A programmable integrated circuit - implements sum-of-products circuits - allow multiple outputs.

## • 2 stages



- AND gates = product terms
- OR gates = outputs



- Connection b/w inputs and the planes can be "burned."

eg.

Inputs			Outputs		
A	B	C	D	E	F
0	0	0	0	0	0
0	0	1	1	0	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	0
1	1	1	1	0	1



## • Read Only Memory (ROM)

- Similar to PLA
  - Set of inputs (addr.), set of outputs
  - programmable mapping b/w inputs & outputs.
- Fully decoded - able to implement any mapping.
- PLAs may not be able to implement a given mapping due to not having enough minterms.