# MIPS 3

# Assembly to Binary.

- · MIPS Instructions has a fixed length of 32 bits
- · To reduce complexity of processor design -> regular instruction encoding. .. small no. of formats, as few variations as possible.

### Instruction Formats.

· Instr. classified according to their openade Crome operands have sume encoding)

- 2 source registers
- · I dertination register
- · eg- add, sub, and, or, nor, slt.
- · special: srl, sll.

### 1-format op \$11, \$12, 1mmd

- · I some register
- · I dertination register
- · I immediate value
- · eg. addi, andi, ori, sti, lw, sw, beq, bne.

## )-fumut op Immat-C

- · I immediate value
- · Dountoni E -


Name	Register number	Usage
\$zero	0	Constant value 0
\$v0-\$v1	2-3	Values for results and expression evaluation
\$a0-\$a3	4-7	Arguments
\$t0-\$t7	8-15	Temporaries
\$s0-\$s7	16-23	Program variables

number	
24-25	More temporaries
28	Global pointer
29	Stack pointer
30	Frame pointer
31	Return address
	28 29 30


do not toneh

\$at (register 1) is reserved for the assembler. \$k0-\$k1 (registers 26-27) are reserved for the operation system.

### R-format




Fields	Meaning
opcode	<ul> <li>Partially specifies the instruction</li> <li>Equal to 0 for all R-Format instructions</li> </ul>
funct	- Combined with opcode exactly specifies the instruction
rs (Source Register)	- Specify register containing first operand
rt (Target Register)	- Specify register containing second operand
rd (Destination Register)	- Specify register which will receive result of computation
shamt "Shift comb"	<ul> <li>Amount a shift instruction will shift by</li> <li>5 bits (i.e. 0 to 31)</li> <li>Set to 0 in all non-shift instructions</li> </ul>



### T-format

- · 5 bit shamt field can only represent 0 to 31
- · Immediates may be much larger (eg. Iw, sw)
- partially wroteful with R-former.



### Instruction Address

- · Instructions to memory have oddresses
  · Used by Cantol Aow instr.
- Instructions one wood-aligned Comultiple of 4)
   one they one 32-bits long.
- · Program Counter CPC)


  L special register Much busp address of next instruction being executed in the productor.

PC relative addressing

- · boo, becy -> change PC/addr. of next lastr.
- . It bits for immediate > not enough for 32 bit memory address.
- · Luops are generally small. (450)
- · Only for bronds (not jump) Usually large.
  - · specify taget address relative to PC
  - tagget adds = PC + 16-bits immediate field.

    ~ PC

    Signed 2's complement.



· no. uf bytes added to PC is always a multiple of 4.

- laterpoor the immediate as no of words (multiplied by 400(1000)

# 215 words from PC

extend range to # 217 byter from PC

branch 4 times further.

Branch Calculation:

In branching, immobile


value is no. of instr.

to jump it branch is taken.


count stood from now instruction (forward)

till of bruich taken. (may be backments).

#### 6. I-Format: Summary



#### 6. I-Format: Summary



If bondy is token.

If bance is not taken:

PC = PC + 4

PC =  $(PC+4)+(inmediale \times 4)$ 'hardware design.


order of next instr. (next word).

NOTE:
please note the position of rs and rt here.
The first register is NOT rt but is rs instead


here of faster are sequential.


J-format

- . Jumps anywhere in the merrory.
- . eg. calls Os function (HAF. port of memory)
- · Connot specify 32 bit morney address in Jump instruction.



Summary: Given a Jump instruction





## Summary (1/2)

MIPS Instruction:32 bits representing a single instruction

R	opcode	rs	rt	rd	shamt	funct
1	opcode	rs	rt	immediate		
J	opcode	target address				

Branches and load/store are both I-format instructions;
 but branches use PC-relative addressing, whereas
 load/store use base addressing
 IN OTHER WORDS:

 Branches use <u>PC-relative</u> addressing Jumps use <u>pseudo-direct</u> addressing beq, bne: ignore PC, count displacement (fom PC)

j: use PC, ignore displacement ( Use 4 MSB of PC)

 Shifts use R-format, but other immediate instructions (addi, andi, ori) use I-format

MIPS assembly language					
Category	Instruction	Example	Meaning	Comments	
	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers	
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers	
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants	
	load w ord	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100	Word from memory to register	
	store w ord	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory	
Data transfer	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100	Byte from memory to register	
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory	
	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 <sup>16</sup>	Loads constant in upper 16 bits	
	branch on equal	beq \$s1, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch	
Conditional	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative	
branch	set on less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne	
	set less than immediate	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant	
	jump	j 2500	go to 10000	Jump to target address	
Uncondi-	jump register	jr \$ra	go to \$ra	For sw itch, procedure return	
tional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call	