




Α	A'
0	1
1	0


AND gate






OR gate





XOR gate

1



		inclusive or
В	A⊕B	A+8
0	0	0
1	1	
0	1	
1	0	
	0	0 0 1

XNOR gate




	Α	В	(A ⊕ B)'
Ī	0	0	1
	0	1	0
	1	0	0
Ī	1	1	1


XNOR can be represented by \odot (Example: A \odot B)

Logic Circuits.

· Fan-in : no. of inputs of a gute (gote may have fan-in more than 2)




- May implement boolean expressions or logic circuits.



Universal Gates


- · AND/ORINUT gates are sufficient for building any boolean function
- · {AND, OR, NOT} > complete set of logic
- Other gates are also used usefulness, economical, self-sufficient

 eg. XOR for parity bit gan. NAND/NOR
- · NAND gate




· NOR gates

- Also a complete set of logic.




. SOP expression can be easily implemented using

· 2-level AND-OR circuit




· POS vy NOR

· 2 level OR-AND circusit




· 2 level NOR circuit




Programming Logic Array CPLA)


- · A programmable integrated circuit implements sum-of-products circuits cillon multiple outputs.
- · 2 stages
 - · AND gates = product terms
 - · OR gates = ontputs



· Connection betwee imposite and the planes can be burned."

eg.		Inputs		Outputs		
9	A	В	C	D	E	F
Ī	0	0 Þ	0	0	0	0
Ī	0	0	1	1	0	0
	0	1	0	1	0	0
Ī	0	1	1	1	1	0
1	1	0	0	1	0	0
T	1	0	1	1	1	0
T	1	1	0	1	1	0
	1	1	1	1	0	1





- · Rend Only Memory (ROM)
 - · Similar to PLA
 - · Set of inputs (addr.), set of ontputs
 - · programmatic mapping by tapata & outputs.
 - Fully decoded able to implement any mapping.
 - · PLAs may not be able to implement a given mapping due to not having enough minterns.