

NATIONAL UNIVERSITY OF SINGAPORE

CS2100 – COMPUTER ORGANISATION

(Semester 2: AY2018/19)

Time Allowed: 2 Hours

INSTRUCTIONS TO CANDIDATES

1. Please write your Student Number with a pen (to prevent accidental erasure) only on the **ANSWER BOOKLET**. Do not write your name.
2. This assessment paper consists of **SEVEN (7)** questions and comprises **EIGHTEEN (18)** printed pages.
3. This is a **CLOSED BOOK** assessment. One double-sided A4 reference sheet is allowed.
4. Calculators and computing devices such as laptops and PDAs are not allowed.
5. Answer all questions and write your answers in the **ANSWER BOOKLET** provided.
6. You may use pencil to write your answers.
7. Page 12 onwards contain the MIPS Reference Data Sheet and several blank tables for your rough works.
8. You are to submit only the **ANSWER BOOKLET** and no other document.

1. [12 marks]

Study the following MIPS code, which has one input **\$s0** and two outputs **\$t0** and **\$t1**.

addi \$t0, \$zero, 32	$t0 \leftarrow 32$	
addi \$t1, \$zero, 32	$t1 \leftarrow 32$	
L: beq \$s0, \$zero, N	L: if $s0 == 0$, goto N.	
andi \$t2, \$s0, 0x0001	$t2 \leftarrow s0 \& 0x0001$	\rightarrow 1 if LSB of $t2$ is 1.
beq \$t2, \$zero, E	if $t2 == 0$, goto E	
addi \$t1, \$t1, -1	$t1 \leftarrow t1 - 1$ ($t1--$)	\rightarrow counter for how many 1s.
E: addi \$t0, \$t0, -1	E: $t0 \leftarrow t0 - 1$ ($t0--$)	\rightarrow counter for how long the binary is.
srl \$s0, \$s0, 1	$s0 \leftarrow s0 \gg 1$	
j L	goto L.	
N:	N:	

a) What are the values of **\$t0** and **\$t1** at the end of the execution if the value of **\$s0** at the start is 32? $t0 = 26$, $t1 = 31$ [2 marks]

b) If the value of **\$s0** is 43 at the start of execution, what is the total number of times both **beq** instructions branch? That is, when both "**beq \$s0, \$zero, N**" branches to **N** and "**beq \$t2, \$zero, E**" branches to **E**. $t1 = 2 = 3$ [2 marks]

c) Give a value of **\$s0** at the start such that the values of **\$t0** and **\$t1** at the end of the execution are both 0. $s0 = 0xFFFFFFFF$ [2 marks]

d) What is the encoding of the only **R-format** instruction above in hexadecimal? [2 marks]

$00000000000000000000000000000000 \therefore 0x00108042$

e) Write the relationship between **\$t0** and **\$s0** as well as between **\$t1** and **\$s0** in a single sentence each. $t0$ is the most significant 1 bit position in $s0$. $t1$ is the amount of 0s in $s0$. [2 marks]

f) Our current MIPS instruction set does not have **load half-word** since **lhw** is a pseudo-instruction. **lhw** loads 16 bits from memory to the lower half of the register and sets the upper half of the register to all zeros. The pseudo-instruction **lhw \$t0, 80(\$zero)** will be translated into actual MIPS instructions before being run. Write down the equivalent actual instructions to perform **load half-word** in the fewest number of MIPS instructions possible. $lw \$t0, 80(\$zero)$ [2 marks]

$srl \$t0, \$t0, 16$

2. [4 marks]

As the number -0.3_{10} cannot be represented precisely in binary, it also cannot be represented precisely in the IEEE 754 standard single precision floating point format. However, we can approximate the value by truncating the bits to the nearest representation.

Write the approximation of -0.3_{10} in IEEE 754 standard single precision floating point format. Give your answer in hexadecimal. [4 marks]

Sign = 1

exponent: 2

Mantissa:

Page 2 of 18

1.01111101

0.01001100110011001101

$1.01110011001100110011001$

$\therefore 0xB59999A$

3. [14 marks]

You are given the implementation of MIPS processor on the next page with partially incorrect modification to include the **Jump instruction (j)**. Note that for the added multiplexer (the one with control signal **IsJump?**), if **IsJump?** is 0, the **top input is chosen**; otherwise the **bottom input is chosen**.

2 (a) Describe what is wrong with the implementation in one sentence. [2 marks]

The 4 MSB of the 32 bit address is not the 4 MSB of PC+4, rather just 0000.

3 (b) Consider an instruction **0x0800C840** at address **0x2100FFFC**. What is the next value of PC when the instruction is executed using the incorrect processor above? [3 marks]

0000 1000 0000 0000 1100 1000 0100 0000
 0000 0000 0000 0011 0010 0001 0000 0000

PC = 0x00032100


3 (c) Since we are using the intermediate signal **ALUop**, we specify that the **ALUop** for **j** instruction is **11**. The rest of the **ALUop** does not change. Fill in the missing values in the control signal table in the answer booklet. [3 marks]


4 (d) Modify the combinational circuit given in the answer booklet to include **ALUop1**, **ALUop0** and **IsJump?** control signals. [4 marks]

2 (e) Given that there is no change to the ALU Control unit shown below for your convenience, what will be the value of **ALUcontrol** when the instruction **0x08000031** is executed? Give your answer in 4 bits binary. [2 marks]

0111


11 0001





4. [16 marks]

A sequential circuit goes through the following states, whose state values are shown in decimal:



The states are represented by 4-bit values $ABCD$. Implement the sequential circuit using a D flip-flop for A , T flip-flops for B and C , and a JK flip-flop for D .

10 a. Write out the **simplified SOP expressions** for all the flip-flop inputs. [10 marks]

5 b. Implement your circuit according to your simplified SOP expressions obtained in part (a). Complete the given state diagram on the Answer Booklet, by indicating the next state for each of the five unused states. [5 marks]

1 c. Is your circuit self-correcting? Why? (Answer without reason will not be given mark.) [1 mark]

Yes. Any invalid state will lead to valid state after a finite number of cycles

	A	B	C	D	A'	B'	C'	D'	DA	TB	TC	JD	KD	Q	Q'	J	K
0	0	0	0	0	x ⁰	x ⁰	x ¹	x ⁰	x ⁰	x ⁰	x ¹	x ⁰	x ⁰	0	0	0	x
1	0	0	0	1	0	0	1	1	0	0	1	x	0	0	1	1	x
2	0	0	1	0	0	1	0	0	0	1	1	0	x	0	0	x	1
3	0	0	1	1	0	1	0	1	0	1	1	x	0	1	0	x	0
4	0	1	0	0	0	1	1	0	0	0	1	0	x	0	1	x	0
5	0	1	0	1	0	1	1	1	0	0	1	x	0	0	1	x	0
6	0	1	1	0	0	0	0	1	0	1	1	x	0	0	1	x	0
7	0	1	1	1	1	0	0	1	1	1	1	x	0	0	1	x	0
8	1	0	0	0	x ¹	x ⁰	x ¹	x ⁰	x ¹	x ⁰	x ¹	x ⁰	x ⁰	1	0	1	x
9	1	0	0	1	1	0	1	1	1	0	1	x	0	1	0	1	x
10	1	0	1	0	x ¹	x ¹	x ⁰	x ⁰	x ¹	x ¹	x ¹	x ⁰	x ⁰	1	0	1	x
11	1	0	1	1	1	1	0	1	1	1	1	x	0	1	0	1	x
12	1	1	0	0	x ¹	x ¹	x ¹	x ⁰	x ¹	x ⁰	x ¹	x ⁰	x ⁰	1	0	1	x
13	1	1	0	1	1	1	1	1	1	0	1	x	0	1	0	1	x
14	1	1	1	0	x ⁰	x ⁰	x ¹	x ¹	x ⁰	x ¹	x ⁰	x ¹	x ¹	1	0	1	x
15	1	1	1	1	0	0	1	0	0	1	0	x	1	1	0	1	x

DA:

AB	C	D
00	0	0
01	0	1
10	1	0
11	1	1

DA = $A' \cdot B \cdot C \cdot D + A \cdot B' + A \cdot C'$

TB:

C	D
00	1
01	1
10	1
11	1

TA = C

TC:

A	B	C	D
00	0	0	0
01	0	0	1
10	1	0	0
11	1	0	1

JA:

C	D
00	1
01	1
10	1
11	1

JB:

C	D
00	1
01	1
10	1
11	1

JA = C · B

JB = C · B · A


TB = C' + A' + B'

$-b = 16$

5. [22 marks]

For the parts below, you are to assume that complemented literals are not available. Note also that circuit that is correct but uses more logic gates than necessary will be given partial credit.

- 3 (a) The **8-bit count-1** device, whose block diagram is shown below, takes in an 8-bit input $ABCDEFGH$ and outputs $F_3F_2F_1F_0$ which is the number of 1s in the input. For example, if $ABCDEFGH = 11101101$, then $F_3F_2F_1F_0 = 0110$ (six).



How would you implement an **8-bit count-0** device to count the number of 0s in the input using the above 8-bit count-1 device and XOR gates? No other gates or devices besides the count-1 device and XOR gates are allowed. [3 marks]


- 3 (b) Assuming that the 8-bit input $ABCDEFGH$ is an unsigned binary number. Let $P(A,B,C,D,E,F,G,H)$ be a Boolean function that returns 1 if $ABCDEFGH$ contains an odd number of 1s and $ABCDEFGH$ is an even number, or returns 0 otherwise. For example, the function P returns 1 for the following inputs: 01110000, 10111010, 00010000, but returns 0 for the following inputs: 00111001, 10100001, 11110000. It cannot be 1 and odd 1s.

Implement P using the **Count-1 device** as shown in part (a) above, with the fewest number of additional logic gates. [3 marks]

- 4 (c) Assuming that the 8-bit input $ABCDEFGH$ is an unsigned binary number. Let $Q(A,B,C,D,E,F,G,H)$ be a Boolean function that returns 1 if $ABCDEFGH$ is a multiple of 17 (eg: 0, 17, 34, 51, etc.), or returns 0 otherwise.

Given a **parallel adder**, a **magnitude comparator**, a **decoder**, an **encoder**, and a **demultiplexer**, implement Q using only ONE of these devices, without any additional logic gates. Your device should be the smallest possible (for example, if an 8-bit parallel adder is sufficient, you should not use a 16-bit parallel adder). [4 marks]

0	0000	0000
17	0001	0001
34	0010	0010
51	0011	0011
68	0100	0100
85	0101	0101
102	0110	0110
119	0111	0111
136	1000	1000
153	1001	1001
170	1010	1010
187	1011	1011
204	1100	1100
221		
238		
255		



5. (continue...)


- (d) Implement the following four-variable function $R(A,B,C,D)$ using a single 4:1 multiplexer without any additional logic gates. [6 marks]

$$R(A,B,C,D) = \sum m(0, 2, 3, 4, 6, 7, 12, 14)$$

- 6 (e) Study the following circuit which uses a **half adder (HA)**, a **2x4 decoder** with 1-enable and active high outputs, three **4:1 multiplexers** and three devices each with a 1-enable control (EN):

- A **(x2)-device**: it takes in two inputs P and Q and produces 3-bit output with value $(P+Q) \times 2$.
- A **(+2)-device**: it takes in two inputs P and Q and produces 3-bit output with value $P+Q+2$.
- A **(+3)-device**: it takes in two inputs P and Q and produces 3-bit output with value $P+Q+3$.

For the three devices above, if a device is not enabled, its outputs are all zeroes.



Redesign the above circuit so that it can be implemented using the **fewest logic gates**. Write your expressions for X , Y and Z . You do not need to draw your circuit. [6 marks]

A	B	X	Y	Z
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	0	1

$X:$ $A \oplus B$

$Y:$ $A \oplus B$

$Z:$ $A \oplus B$


$A \cdot B$

$A \cdot 0' + B' \cdot A$
 $= A \oplus B$

$A + B$

d)

	A	B	C	D	
0	0	0	0	0	✓
1	0	0	0	1	
2	0	0	1	0	✓
3	0	0	1	1	✓
4	0	1	0	0	✓
5	0	1	0	1	
6	0	1	1	0	✓
7	0	1	1	1	✓
8	1	0	0	0	
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	0	✓
13	1	1	0	1	
14	1	1	1	0	✓
15	1	1	1	1	



6. [18 marks]

Given three integer arrays A , B , C , where arrays B and C each contains n elements and array A contains $2n$ elements, a MIPS code is written to update the elements in A with the elements in B and C as follows:

$$A[k] = A[k] + B[k/2] \quad \text{if } k \text{ is even}$$

$$A[k] = A[k] + C[(k-1)/2] \quad \text{if } k \text{ is odd}$$

For example, suppose $A = \{1, 2, 3, 4, \dots\}$, $B = \{101, 102, \dots\}$ and $C = \{201, 202, \dots\}$, then the final values in A are $\{102, 203, 105, 206, \dots\}$.

The MIPS code fragment is shown below.

```

# $s0 = base address of array A
# $s1 = base address of array B
# $s2 = base address of array C
# $s3 = n, the number of elements in array B
add $t0, $s0, $0      # Inst1, Address: 0x00FFFF18
add $t1, $s1, $0      # Inst2
add $t2, $s2, $0      # Inst3
add $t3, $s3, $s3     # Inst4: $t3 = 2n
add $t4, $0, $0       # Inst5: $t4 = k (loop variable)

Loop: slt $t5, $t4, $t3 # Inst6: k < 2n?
      beq $t5, $0, End  # Inst7

      lw $t6, 0($t0) load A # Inst8
      lw $t7, 0($t1) load B # Inst9
      add $t6, $t6, $t7     # Inst10
      sw $t6, 0($t0) store A # Inst11

      lw $t8, 4($t0) load A+4 # Inst12
      lw $t9, 0($t2) load C # Inst13
      add $t8, $t8, $t9     # Inst14
      sw $t8, 4($t0) store A+4 # Inst15

      addi $t0, $t0, 8 A+8 # Inst16
      addi $t1, $t1, 4 B+4 # Inst17
      addi $t2, $t2, 4 C+4 # Inst18
      addi $t4, $t4, 2      # Inst19

      j Loop              # Inst20

End:

```

For parts (a), (b), (c): Given a **two-way set associative data cache** with **64 words** in total, and **each block containing 4 words** with each word being **4 bytes long**. LRU (least recently used) algorithm is used for replacement. Each integer occupies one word.

16 bytes = 4
sets = 64 / 4 = 16

Assuming that the integer arrays B and C each contains 2^{10} elements. Arrays A , B and C are stored starting at memory addresses 0x00000080, 0x00100000 and 0x00108040 respectively.

S: 0 off: 0 S: 0 off: 0 S: 4 off: 0

The data cache is involved when memory is accessed (that is, when **lw** and **sw** instructions are executed).

2 a. How many bits are there in the set index field? In the byte offset field? [2 marks]

3 4

3 b. Which set is $A[0]$ mapped to? Which set is $B[60]$ mapped to? Which set is $C[1032]$ mapped to? You may write your answer in decimal or binary. [3 marks]

set 0 60 words 108040 + 1024 = 109064
set 7
 $\therefore \text{set} = 6$

c. What is the cache hit rate for array A ? For array B ? For array C ? Write your answer as a fraction. [6 marks]

7/8 3/4 3/4 - every 4th will be miss.

For parts (e), (f), (g): Given a **direct-mapped instruction cache** with 16 words in total and each block contains 4 instructions (words). The first instruction (**add \$t0, \$s0, \$0**) is at memory address 0x00FFF18. Recall that the integer arrays B and C each contains 2^{10} elements.

offset = 8
block 1

d. How many misses are there in the 1st iteration (Inst1 to Inst20 inclusive)? [2 marks] 6

e. How many misses are there in the 2nd iteration (Inst6 to Inst20 inclusive)? [2 marks] 4

f. How many misses are there in the execution of the whole code? [3 marks]

do later

a/w/why more fun than by 1,
until iteration 1024...
 $\therefore 6 + 1023 \times 2 + 1 = 2053$
to end the loop.

Set 0	A[0-3]	B[0-3]
1	A[4-7]	B[4-7]
2	A[8-11]	B[8-11]
3	A[12-15]	B[12-15]
4	C[0-3]	A[16-19]
5	C[4-7]	
6	C[8-11]	
7	C[12-15]	

2¹⁰ elems. - $A \ B \ A \ A + 4 \ C \ A + 4$
B, C = 1024 elem.
A = 2048 elems.
+8 +4 +4 +1 elem.
+1 elem.
+2 elem.

4 blocks. 0 | 11 | 12 | 13 | 14 | offset = 4. Misses
2 bits, 1 | 15 | 16 | 17 | 18 | HIT
2 | 19 | 20 | 21 | 22 |
3 | 23 | 24 | 25 | 26 |
replace at current cache for next iteration.

7. [14 marks]

Refer to the same MIPS code in the previous question:

-1 13

```

# $s0 = base address of array A
# $s1 = base address of array B
# $s2 = base address of array C
# $s3 = n, the number of elements in array B
add $t0, $s0, $0      # Inst1, Address: 0x00FFF18
add $t1, $s1, $0      # Inst2
add $t2, $s2, $0      # Inst3
add $t3, $s3, $s3     # Inst4: $t3 = 2n
add $t4, $0, $0       # Inst5: $t4 = k (loop variable)

Loop: slt $t5, $t4, $t3 +1 at beq. # Inst6: k < 2n?
      beq $t5, $0, End +2 # Inst7 +1 +1

      lw $t6, 0($t0) +3 # Inst8 +1
      lw $t7, 0($t1) # Inst9
      add $t6, $t6, $t7 +2 # Inst10 +1 +1
      sw $t6, 0($t0) +2 # Inst11

      lw $t8, 4($t0) +2 # Inst12
      lw $t9, 0($t2) # Inst13
      add $t8, $t8, $t9 +2 # Inst14 +1 +1
      sw $t8, 4($t0) +2 # Inst15

      addi $t0, $t0, 8 # Inst16
      addi $t1, $t1, 4 # Inst17
      addi $t2, $t2, 4 # Inst18
      addi $t4, $t4, 2 # Inst19

      j Loop # Inst20
End:

```

Handwritten notes in the image: "address not reg." is written next to the 4(\$t0) addresses in instructions 12 and 15. A red arrow points from the "Loop:" label to the first instruction of the loop. A red circle is drawn around the "13" at the top of the page.

$$\text{base} = 5 - 1 + 19 = 23$$

We assume a 5-stage MIPS pipeline system, and the first instruction (`add $t0, $s0, $0`) begins at cycle 1.

- 1 a. The jump (j) instruction causes a control hazard. What is the minimum number of stall cycles that a jump instruction would incur and how can that be achieved? [2 marks]
 $+1$ if computation of next PC is done at ID stage.
- 3 b. Assuming without forwarding and branch decision is made at MEM stage (stage 4). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. 38. [3 marks]
- 3 c. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]

27

3. d. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). Branch prediction is used, where the branch is predicted not taken. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19.

[3 marks]

26. - 1 cycle -

- 3 e. Assuming with forwarding, how would you rearrange the instructions to reduce the number of stall cycles, and how many stall cycles is reduced as a result of this? You do not need to rewrite the full code. Just describe the changes or show the portion that is changed. Your changes should be as minimal as possible.

[3 marks]

i10, i11 got to after i13.

~~~ END OF PAPER ~~~

(The next few pages contain the MIPS Reference Data sheet,  
blank truth tables, K-maps and pipeline charts.)

# MIPS Reference Data

①



## CORE INSTRUCTION SET

| NAME, MNEMONIC              | FOR-MAT | OPERATION (in Verilog)                                                       | OPCODE / FUNCT (Hex)    |
|-----------------------------|---------|------------------------------------------------------------------------------|-------------------------|
| Add                         | add R   | $R[rd] = R[rs] + R[rt]$                                                      | (1) 0/20 <sub>hex</sub> |
| Add Immediate               | addi I  | $R[rt] = R[rs] + \text{SignExtImm}$                                          | (1,2) 8 <sub>hex</sub>  |
| Add Imm. Unsigned           | addiu I | $R[rt] = R[rs] + \text{SignExtImm}$                                          | (2) 9 <sub>hex</sub>    |
| Add Unsigned                | addu R  | $R[rd] = R[rs] + R[rt]$                                                      | 0/21 <sub>hex</sub>     |
| And                         | and R   | $R[rd] = R[rs] \& R[rt]$                                                     | 0/24 <sub>hex</sub>     |
| And Immediate               | andi I  | $R[rt] = R[rs] \& \text{ZeroExtImm}$                                         | (3) c <sub>hex</sub>    |
| Branch On Equal             | beq I   | if( $R[rs] == R[rt]$ )<br>$PC = PC + 4 + \text{BranchAddr}$                  | (4) 4 <sub>hex</sub>    |
| Branch On Not Equal         | bne I   | if( $R[rs] != R[rt]$ )<br>$PC = PC + 4 + \text{BranchAddr}$                  | (4) 5 <sub>hex</sub>    |
| Jump                        | j J     | $PC = \text{JumpAddr}$                                                       | (5) 2 <sub>hex</sub>    |
| Jump And Link               | jal J   | $R[31] = PC + 4; PC = \text{JumpAddr}$                                       | (5) 3 <sub>hex</sub>    |
| Jump Register               | jr R    | $PC = R[rs]$                                                                 | 0/08 <sub>hex</sub>     |
| Load Byte Unsigned          | lbu I   | $R[rt] = \{24'b0, M[R[rs]](7:0)\} + \text{SignExtImm}(7:0)$                  | (2) 24 <sub>hex</sub>   |
| Load Halfword Unsigned      | lhu I   | $R[rt] = \{16'b0, M[R[rs]](15:0)\} + \text{SignExtImm}(15:0)$                | (2) 25 <sub>hex</sub>   |
| Load Linked                 | ll I    | $R[rt] = M[R[rs] + \text{SignExtImm}]$                                       | (2,7) 30 <sub>hex</sub> |
| Load Upper Imm.             | lui I   | $R[rt] = \{\text{imm}, 16'b0\}$                                              | f <sub>hex</sub>        |
| Load Word                   | lw I    | $R[rt] = M[R[rs] + \text{SignExtImm}]$                                       | (2) 23 <sub>hex</sub>   |
| Nor                         | nor R   | $R[rd] = \sim(R[rs]   R[rt])$                                                | 0/27 <sub>hex</sub>     |
| Or                          | or R    | $R[rd] = R[rs]   R[rt]$                                                      | 0/25 <sub>hex</sub>     |
| Or Immediate                | ori I   | $R[rt] = R[rs]   \text{ZeroExtImm}$                                          | (3) d <sub>hex</sub>    |
| Set Less Than               | slt R   | $R[rd] = (R[rs] < R[rt]) ? 1 : 0$                                            | 0/2a <sub>hex</sub>     |
| Set Less Than Imm.          | slti I  | $R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$                                | (2) a <sub>hex</sub>    |
| Set Less Than Imm. Unsigned | sltiu I | $R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$                                | (2,6) b <sub>hex</sub>  |
| Set Less Than Unsig.        | sltu R  | $R[rd] = (R[rs] < R[rt]) ? 1 : 0$                                            | (6) 0/2b <sub>hex</sub> |
| Shift Left Logical          | sll R   | $R[rd] = R[rt] \ll \text{shamt}$                                             | 0/00 <sub>hex</sub>     |
| Shift Right Logical         | srl R   | $R[rd] = R[rt] \gg \text{shamt}$                                             | 0/02 <sub>hex</sub>     |
| Store Byte                  | sb I    | $M[R[rs] + \text{SignExtImm}(7:0)] = R[rt](7:0)$                             | (2) 28 <sub>hex</sub>   |
| Store Conditional           | sc I    | $M[R[rs] + \text{SignExtImm}] = R[rt];$<br>$R[rt] = (\text{atomic}) ? 1 : 0$ | (2,7) 38 <sub>hex</sub> |
| Store Halfword              | sh I    | $M[R[rs] + \text{SignExtImm}(15:0)] = R[rt](15:0)$                           | (2) 29 <sub>hex</sub>   |
| Store Word                  | sw I    | $M[R[rs] + \text{SignExtImm}] = R[rt]$                                       | (2) 2b <sub>hex</sub>   |
| Subtract                    | sub R   | $R[rd] = R[rs] - R[rt]$                                                      | (1) 0/22 <sub>hex</sub> |
| Subtract Unsigned           | subu R  | $R[rd] = R[rs] - R[rt]$                                                      | 0/23 <sub>hex</sub>     |

- (1) May cause overflow exception  
 (2)  $\text{SignExtImm} = \{16\{\text{immediate}[15]\}, \text{immediate}\}$   
 (3)  $\text{ZeroExtImm} = \{16\{1'b0\}, \text{immediate}\}$   
 (4)  $\text{BranchAddr} = \{14\{\text{immediate}[15]\}, \text{immediate}, 2'b0\}$   
 (5)  $\text{JumpAddr} = \{PC + 4[31:28], \text{address}, 2'b0\}$   
 (6) Operands considered unsigned numbers (vs. 2's comp.)  
 (7) Atomic test&set pair;  $R[rt] = 1$  if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS

|   |        |         |       |           |       |       |
|---|--------|---------|-------|-----------|-------|-------|
| R | opcode | rs      | rt    | rd        | shamt | funct |
|   | 31     | 26 25   | 21 20 | 16 15     | 11 10 | 6 5   |
| I | opcode | rs      | rt    | immediate |       |       |
|   | 31     | 26 25   | 21 20 | 16 15     |       |       |
| J | opcode | address |       |           |       |       |
|   | 31     | 26 25   |       |           |       |       |

## ARITHMETIC CORE INSTRUCTION SET

| NAME, MNEMONIC     | FOR-MAT   | OPERATION                                                                                                                                  | OPCODE / FUNCT (Hex) |
|--------------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------|----------------------|
| Branch On FP True  | bclt FI   | if( $FPcond$ ) $PC = PC + 4 + \text{BranchAddr}$                                                                                           | (4) 11/8/1/0         |
| Branch On FP False | bclt FI   | if(! $FPcond$ ) $PC = PC + 4 + \text{BranchAddr}$                                                                                          | (4) 11/8/0/0         |
| Divide             | div R     | $Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$                                                                                                      | 0/-/-/1a             |
| Divide Unsigned    | divu R    | $Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$                                                                                                      | (6) 0/-/-/1b         |
| FP Add Single      | add.s FR  | $F[fd] = F[fs] + F[ft]$                                                                                                                    | 11/10/-/0            |
| FP Add Double      | add.d FR  | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$                                                                             | 11/11/-/0            |
| FP Compare Single  | c.x.s* FR | $FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$                                                                                               | 11/10/-/1y           |
| FP Compare Double  | c.x.d* FR | $FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$<br>* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e) | 11/11/-/1y           |
| FP Divide Single   | div.s FR  | $F[fd] = F[fs] / F[ft]$                                                                                                                    | 11/10/-/3            |
| FP Divide Double   | div.d FR  | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$                                                                             | 11/11/-/3            |
| FP Multiply Single | mul.s FR  | $F[fd] = F[fs] * F[ft]$                                                                                                                    | 11/10/-/2            |
| FP Multiply Double | mul.d FR  | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$                                                                             | 11/11/-/2            |
| FP Subtract Single | sub.s FR  | $F[fd] = F[fs] - F[ft]$                                                                                                                    | 11/10/-/1            |
| FP Subtract Double | sub.d FR  | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$                                                                             | 11/11/-/1            |
| Load FP Single     | lwc1 I    | $F[rt] = M[R[rs] + \text{SignExtImm}]$                                                                                                     | (2) 31/-/-/0         |
| Load FP Double     | ldc1 I    | $F[rt] = M[R[rs] + \text{SignExtImm}];$<br>$F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$                                                    | (2) 35/-/-/0         |
| Move From Hi       | mfc1 R    | $R[rd] = Hi$                                                                                                                               | 0/-/-/10             |
| Move From Lo       | mfl0 R    | $R[rd] = Lo$                                                                                                                               | 0/-/-/12             |
| Move From Control  | mfc0 R    | $R[rd] = CR[rs]$                                                                                                                           | 10/0/-/0             |
| Multiply           | mult R    | $\{Hi, Lo\} = R[rs] * R[rt]$                                                                                                               | 0/-/-/18             |
| Multiply Unsigned  | multu R   | $\{Hi, Lo\} = R[rs] * R[rt]$                                                                                                               | (6) 0/-/-/19         |
| Shift Right Arith. | sra R     | $R[rd] = R[rt] \gg \text{shamt}$                                                                                                           | 0/-/-/13             |
| Store FP Single    | swc1 I    | $M[R[rs] + \text{SignExtImm}] = F[rt]$                                                                                                     | (2) 39/-/-/0         |
| Store FP Double    | sdc1 I    | $M[R[rs] + \text{SignExtImm}] = F[rt];$<br>$M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$                                                    | (2) 3d/-/-/0         |

## FLOATING-POINT INSTRUCTION FORMATS

| FR | opcode | funct | ft    | fs        | fd    | funct |
|----|--------|-------|-------|-----------|-------|-------|
|    | 31     | 26 25 | 21 20 | 16 15     | 11 10 | 6 5   |
| FI | opcode | funct | ft    | immediate |       |       |
|    | 31     | 26 25 | 21 20 | 16 15     |       |       |

## PSEUDOINSTRUCTION SET

| NAME                         | MNEMONIC | OPERATION                                    |
|------------------------------|----------|----------------------------------------------|
| Branch Less Than             | blt      | if( $R[rs] < R[rt]$ ) $PC = \text{Label}$    |
| Branch Greater Than          | bgt      | if( $R[rs] > R[rt]$ ) $PC = \text{Label}$    |
| Branch Less Than or Equal    | ble      | if( $R[rs] \leq R[rt]$ ) $PC = \text{Label}$ |
| Branch Greater Than or Equal | bge      | if( $R[rs] \geq R[rt]$ ) $PC = \text{Label}$ |
| Load Immediate               | li       | $R[rd] = \text{immediate}$                   |
| Move                         | move     | $R[rd] = R[rs]$                              |

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME      | NUMBER | USE                                                   | PRESERVED ACROSS A CALL? |
|-----------|--------|-------------------------------------------------------|--------------------------|
| \$zero    | 0      | The Constant Value 0                                  | N.A.                     |
| \$at      | 1      | Assembler Temporary                                   | No                       |
| \$v0-\$v1 | 2-3    | Values for Function Results and Expression Evaluation | No                       |
| \$a0-\$a3 | 4-7    | Arguments                                             | No                       |
| \$t0-\$t7 | 8-15   | Temporaries                                           | No                       |
| \$s0-\$s7 | 16-23  | Saved Temporaries                                     | Yes                      |
| \$t8-\$t9 | 24-25  | Temporaries                                           | No                       |
| \$k0-\$k1 | 26-27  | Reserved for OS Kernel                                | No                       |
| \$gp      | 28     | Global Pointer                                        | Yes                      |
| \$sp      | 29     | Stack Pointer                                         | Yes                      |
| \$fp      | 30     | Frame Pointer                                         | Yes                      |
| \$ra      | 31     | Return Address                                        | No                       |

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

(This page is for your rough work.)

| A | B | C | D | A <sup>+</sup> | B <sup>+</sup> | C <sup>+</sup> | D <sup>+</sup> |  |  |  |  |  |
|---|---|---|---|----------------|----------------|----------------|----------------|--|--|--|--|--|
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |
|   |   |   |   |                |                |                |                |  |  |  |  |  |

DA

|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

TB

|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

TC

|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

JD

|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

KD

|  |  |  |  |
|--|--|--|--|
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

(This page is for your rough work.)

| Cycle      | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
|------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| I1<br>add  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I2<br>add  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I3<br>add  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I4<br>add  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I5<br>add  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I6<br>slt  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I7<br>beq  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I8<br>lw   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I9<br>lw   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I10<br>add |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I11<br>sw  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

| Cycle       |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|-------------|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| I12<br>lw   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I13<br>lw   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I14<br>add  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I15<br>sw   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I16<br>addi |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I17<br>addi |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I18<br>addi |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I19<br>addi |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



(This page is for your rough work.)

| Cycle       | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
|-------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| I1<br>add   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I2<br>add   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I3<br>add   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I4<br>add   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I5<br>add   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I6<br>slt   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I7<br>beq   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I8<br>lw    |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I9<br>lw    |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I10<br>add  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I11<br>sw   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I12<br>lw   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I13<br>lw   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I14<br>add  |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I15<br>sw   |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I16<br>addi |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I17<br>addi |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I18<br>addi |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I19<br>addi |   |   |   |   |   |   |   |   |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

**(This page is for your rough work.)**

**(This page is intentionally left blank.)**

**(This page is intentionally left blank.)**