


Datapath (Processor)

- encoded binary patterns → processor
- 2 Components in processor
- Datapath → collection of components that process data.
- Control → performs arithmetic, logical and memory operations.
- tell the datapath, memory and I/O devices what to do according to program instructions. → Control Signals.


Core MIPS ISA:



(andi, ori not supported)

↳ always do "sign extension" on immediate values.

Instruction Execution Cycle



	add \$rd, \$rs, \$rt	lw \$rt, ofst(\$rs)	beq \$rs, \$rt, ofst
Fetch	standard	standard	standard
Decode			
Operand Fetch	<ul style="list-style-type: none"> Read [\$rs] as opr1 Read [\$rt] as opr2 	<ul style="list-style-type: none"> Read [\$rs] as opr1 Use ofst as opr2 	<ul style="list-style-type: none"> Read [\$rs] as opr1 Read [\$rt] as opr2
Execute	$\text{Result} = \text{opr}_1 + \text{opr}_2$	<ul style="list-style-type: none"> MemAddr = $\text{opr}_1 + \text{opr}_2$ Use MemAddr to read from memory 	$\text{Taken} = (\text{opr}_1 == \text{opr}_2)$ $\text{Target} = (\text{PC} + 4) + \text{ofst} \times 4$
Result Write	Result stored in \$rd	Memory data stored in \$rt	if (Taken) PC = Target

16 bit immmed

$= \text{opr} = \text{operand}$ $= \text{MemAddr} = \text{address}$ $= \text{ofst} = \text{offset}$

	<code>add \$rd, \$rs, \$rt</code>	<code>lw \$rt, ofst(\$rs)</code>	<code>beq \$rs, \$rt, ofst</code>
① Fetch	Read instr from [PC]	Read instr from [PC]	Read instr from [PC]
② Decode			Merged as decode is simple for MIPS.
③ Operand Fetch	o Read [\$rs] as opr1 o Read [\$rt] as opr2	o Read [\$rs] as opr1 o Use <code>ofst</code> as opr2	o Read [\$rs] as opr1 o Read [\$rt] as opr2
④ ALU	$\underline{\text{Result}} = \text{opr1} + \text{opr2}$	$\text{MemAddr} = \text{opr1} + \text{opr2}$	$\text{Taken} = (\text{opr1} == \text{opr2})?$ $\text{Target} = (\text{PC} + 4) + \text{ofst} \times 4$ <small>calc here!</small>
⑤ Memory Access		Use MemAddr to read from memory	-
Result Write	Result stored in \$rd	Memory data stored in \$rt	if (<code>Taken</code>) $\text{PC} = \text{Target}$

1. Fetch Stage

Requirements

1. Use the Program Counter (PC) to fetch the instruction from memory.

↳ implemented as a special register in the processor.

↳ stores addr. of next instr.


2. Increment the PC by 4 to get the address of the next instruction.

↳ note the exception when branch/jump instruction is executed.

3. Output to the next stage (Decode)

— the instruction to be executed.

Block diagram



2. Decode Stage

Requirements

- Gather Data from the instruction fields (32-bit binary)

1. Read the opcode to determine instruction type and field lengths.

2. Read data from all necessary registers

i.e. 2 - add, 1 - addi, 0 - j

R I J


Input from previous stage Fetch

Instruction to be executed.


Output to the next stage ALU

Operation and the necessary operands.

Block Diagram:




- each 32-bit write; can be read/written by specifying register number
- read at most 2 registers per instruction
- write at most 1 register per instruction
- RegWrite is a control signal to indicate:
 - writing of register
 - 1 (True) = Write
 - 0 (False) = No Write



Examples

R-format Instructions



I-format Instructions.


· problems:

1. Choose Write registers

2. Choose operand 2 for ALU

· Fix:

1. Use multiplexer – a device w 2 inputs, choose either input
 ~ using control signal



L always 0 in I-format
to pass in rt


L always 1 in R-format

Solution (Write Reg. No.):
Use a multiplexer to choose the correct write register number based on instruction type

- Function: select one input from multiple input lines.
- Inputs: n lines of some width.
- Control: m bits where $n = 2^m$ (in binary)
- Output: select i^{th} input line if control = i

2. Use another multiplexer

addi \$21, \$22, -50



- don't need to change anything for load word

3. ALU stage (Execute Stage)

. Requirements:

1. Instruction @ ALU stage

· ALU = Arithmetic Logic Unit

· ALU Execution Stage - (Ex)

· Perform the real work for most instructions here

· Arithmetic (eg. add, sub), Shifting (eg. sll), Logical (eg. and, or)

· Memory Operation (eg. lw, sw) - Address Calculations


· Branch operation (eg. bne, beq) - Perform register comparison and target address calculation -

2. Input from prev. stage (Decode)

· Operations & operands

3. Output to next stage (Memory)

· Calculation result -



ALU as a Function (see next slide for cases)

```
function ALU(A,B,ALUcontrol) {
  case 0000:
    return [A&B, A&B==0];
  case 0001:
    return [A|B, A|B==0];
  :
}
```

Logic to perform arithmetic and logical operations

■ ALU (Arithmetic Logic Unit)

- Combinational logic to implement arithmetic and logical operations

■ Inputs:


- Two 32-bit numbers

■ Control:

- 4-bit to decide the particular operation

■ Outputs:

- Result of arithmetic/logical operation
- A 1-bit signal to indicate whether result is zero



ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR

A AND B.
A OR B
⋮

Control Path vs Data Path-

- Control signals
- RegDat $\leftarrow r1$
- ALUsrc $\leftarrow r2$ imm
- ALUctrl
- Read data.
- ALU operations on data.

Branch in ALU

1. Branch Outcome

- Use ALU to compare the register
- The 1 bit "isZero" signal is enough to handle equal/not equal check

2. Branch Target Address

- Introduce additional logic to calculate the address
- New PC - from fetch stage.
- New offset - from decode stage.


$P + 4 + \text{imm} \times 4$

offset

→ 2 things need to happen to take branch

1. The instruction is a branch instruction.
2. The condition of the branch is true

Complete ALU stage for branch instruction



eg. **beq \$9 \$0 label**
 1 (add \$0 \$1 \$2
 , Sub \$50 \$50 \$t2,
 ? addi \$t0 \$t1 100
 Label , sub \$50 \$51 \$t0

4. Memory Stage

Requirements:

1. Instruction @ Memory Stage:

- Only the **load** and **store** instructions need to perform operation in this stage:
- use memory address calculated by ALU stage.
- read from or write to data memory
- All other instructions remain idle
 - result from ALU stage will pass through to be used in register write stage (if applicable).


RegValue
from Decode Stage

2. Input from previous stage (ALU):


- Computational result to be used as memory address (if applicable)

3. Output to the next stage (Register Write)

- result to be used (if applicable).



add \$8, \$9, \$10



5 Result Write Stage.


Requirements:

1. Instruction @ Register Write.


- Most instr. write the result of some computation into a register.
- e.g. arithmetic, logical, shifts, loads, set-less-than-
- need destination register number and computation result.
- Exceptions are stores, branches, jumps.
- there are no results to be written
- instructions remain idle in this stage.

2. Input from previous stage (Memory)

- Computation result either from memory or ALU.
- Result write stage has no additional elements.
- just route the correct result into register file.
- the Write Register number is generated way back in the decode stage.



Complete Datapath



Assembly Instruction to Binary.

· See opcode 000000 \Rightarrow R-format

000010 \Rightarrow I-format

else \Rightarrow I-format.