


5. Control Design: Outputs

	RegDst	ALUSrc	MemTo	Reg	Mem	Mem	Branch	ALI	Jop
	Regust	ALUSIC	Reg	Write	Read	Write		op1	op0
R-type	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1



MIPS Reference Data

					<u> </u>
CORE INSTRUCTI	ON SE				OPCODE
NAME, MNEMO	NIC	FOR-			/ FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned			R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	()	0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equal	l bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2_{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	$PC=R[r_S]$		$0 / 08_{hex}$
Load Byte Unsigned	lbu	I	$R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}$	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	$R[rt]=\{16\text{'b0,M}[R[rs] + \text{SignExtImm}](15:0)\}$	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$
Or	or	R	R[rd] = R[rs] R[rt]		0 / 25_{hex}
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a_{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 _{hex}
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	$38_{ m hex}$
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	$0/22_{hex}$
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$
	(1) Ma	ay cau	se overflow exception	. 41.4.	1

(2) SignExtImm = { 16{immediate[15]}, immediate }

(3) ZeroExtlmm = { 16{1b'0}, immediate }

(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }

(5) $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$

(6) Operands considered unsigned numbers (vs. 2's comp.)

(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode b	rs	5	rt	5	rd 5	shamt 5	funct	6
	31 26	25	21 20		16	15 11	10 6	5	0
1	opcode 6	rs	5	rt	5		immediate	: 16	
	31 26	25	21 20		16	15			0
J	opcode 6					address	26.		
	31 26	25							0

ARITHMETIC CORE INSTRUCTION SET

A			(2)	OLCODE
			•	/ FMT /FT
		FOR-	=	/ FUNCT
NAME, MNEMO	ONIC	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FPAdd Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double	add.d	rк	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y
FP Compare	c.x.d*	FR	$FPcond = ({F[fs],F[fs+1]}) op$	11/11//y
Double	C.x.a	ГK	$\{F[ft],F[ft+1]\}\}$? 1:0	11/11//y
			==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double			$\{F[ft],F[ft+1]\}$	
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double	ouz.a		$\{F[ft],F[ft+1]\}$	
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	ldc1	1	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double		-	F[rt+1]=M[R[rs]+SignExtImm+4]	
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Contro		R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0//-18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0//-3
Store FP Single	swcl	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	sdc1	1	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	5461	•	M[R[rs]+SignExtImm+4] = F[rt+1]	Jul -11

OPCODE

FLOATING-POINT INSTRUCTION FORMATS


LUAIII	10 1 011			,,,,							
FR	opcod	e	fmt		ft		fs	fd		funct	\neg
	31	26	25	21 2	0	16 15	11	10	6 5		0
FI	opcod	e	fmt		ft			immedi	iate		
	31	26	25	21.2	0	16 15					0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equa	l bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

STER NAME, NUMBER, USE, CALL CONVENTION							
NAME NUMBER		USE	PRESERVEDACROSS A CALL?				
\$zero	0	The Constant Value 0	N.A.				
\$at	1	Assembler Temporary	No				
\$v0-\$vl	2-3	Values for Function Results and Expression Evaluation	No				
\$a0-\$a3	4-7	Arguments	No				
\$t0-\$t7	8-15	Temporaries	No				
\$s0-\$s7	16-23	Saved Temporaries	Yes				
\$t8-\$t9	24-25	Temporaries	No				
\$k0-\$k1	26-27	Reserved for OS Kernel	No				
\$gp	28	Global Pointer	Yes				
\$sp	29	Stack Pointer	Yes				
\$fp	30	Frame Pointer	Yes				
\$ra	31	Return Address	Yes				



$$F = (-1)^{S} \ 2^{(E-127)} (1 + M/2^{23})$$
 where the F - decimal Check our example:
$$F = (-1)^{0} \cdot 2^{(134-127)} \cdot (1 + 1810432 / 2^{23}) = 2^{7} \cdot (1 + 0.2158203125) = 128 \cdot 1.2158203125 = 155,625$$

Radix and Diminished Radix complement

The mostly used complements are 1's, 2's, 9's, and 10's complement. Apart from these complements, there are many more complements from which mostly peoples are not familiar. For finding the subtraction of the number base system, the complements are used. If **r** is the base of the number system, then there are two types of complements that are possible, i.e., r's and (r-1)'s. We can find the r's complement, and (r-1)'s complement of the number, here r is the radix. The r's complement is also known as **Radix complement** (r-1)'s complement, is known as **Diminished Radix complement**.

If the base of the number is 2, then we can find 1's and 2's complement of the number. Similarly, if the number is the octal number, then we can find 7's and 8's complement of the number.

There is the following formula for finding the r's and (r-1)'s complement:

r' s= complement= $(r^n)_{10}$ -N (r-1)' s complement= $\{(r^n)_{10}$ -1}-N

In the above formulas,


- o The n is the number of digits in the number.
- o The N is the given number. (in bale 10)
- $\circ~$ The r is the radix or base of the number.

We generalize (r-1)'s-complement (also called radix diminished complement) to include fraction as follows:

$$(r-1)$$
's complement of $N = r^n - r^{-m} - N$

where n is the number of integer digits and m the number of fractional digits. (If there are no fractional digits, then m = 0 and the formula becomes $r^0 - 1 - N$ as given in class.)

For example, the $\frac{1}{s}$ complement of $\frac{011.01}{s}$ is $(2^3 - 2^{-2}) - \frac{011.01}{s} = (1000 - 0.01) - 011.01 = 111.11 - 011.01 = 100.10$.



```
typedef struct {
  int numer[1]; /
  int *denom; / pohity.
} rational;

*(x.numer) = x_num * y_num; | x2 = 2 -> cqred runner (Ormys one cape))

*(x.denom) = x_den * y_den; 2 x5 • (0 -> pointy)

*(y->numer) = x_num * y_num; | x2 = 2 -> pointer

*(y->denom) = x_den * y_den; 2 x5 = 2 -> pointer

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_den * y_den; 2 x5 = (0 -> pohity)

*(y->denom) = x_de
```

- 4. Pick all of the statements below that are TRUE about the MIPS datapath.
 - a. A single cycle implementation is better than multicycle implementation since every MIPS instruction takes exactly the same amount of time to go through the datapath.
 - b. A multicycle implementation is better than single-cycle since not all instructions need to pass through every stage of the datapath.
 - c. In an N stage datapath where each stage may take a different amount of time to complete, a multicycle implementation potentially allows up to N times speedup over a single cycle implementation if there are instructions that must pass through only one stage.
 - In a multicycle implementation where every stage takes the same amount of time to complete, the instruction that passes through the most stages will have the same execution time as in a single-cycle implementation.
 - (e.) In a multicycle implementation where every stage may take a different amount of time to complete, the instruction that takes the longest will NOT have the same execution time as in a single cycle implementation.

15. The most negative number that can be represented in this number system is

```
. Most appoint = 2^{5-1} = 31 (6 bit exponent in 2's complement)

= -1 \cdot |1| \cdot |
```

10. [CHALLENGING] What is the *maximum* possible number of MIPS instructions that can be inserted into the regions marked with "Code omitted"? Note that the code can be inserted into any one of the two regions. We are only interested in the total. For simplicity, write your answer in terms of $2^x \pm y$. $2^{2^b} - 9 = 9 \text{ Note, included.}$ [2 marks]

- (bitwise OR) → returns 1 when either corresponding bit in a or b is 1.
- & (bitwise AND) → returns 1 when both bits are 1, good for marking.
- (bitwise XOR) → returns 1 in each bit position when either but not both are 1.
- Cone's complement) → NOT operator for bits
- << (left shift)</p>
- shift hits to left / right.
- >> (right shift)

void surap (int *a, int *b) {

Critical Paths:

(a) SUB instruction (R-type):

Critical Path:

I-Mem \rightarrow Reg.File \rightarrow MUX(ALUSrc) \rightarrow ALU \rightarrow MUX(MemToReg) \rightarrow Reg.File

Note: I-MEM \rightarrow Control is a parallel path, the earliest signal needed is the ALUSrc. So, as long as the Control latency is lesser than Reg.File access latency, then it will not be in the critical path. Once the signal is generated, the Control latency will no longer affect the overall delays.

Similarly, there is another path to calculate the next PC (I-MEM \rightarrow Control \rightarrow AND \rightarrow MUX(PCSrc) which is again not critical to the overall latency.

Latency =
$$400 + 200 + 30 + 120 + 30 + 200 = 980$$
ps

(b) LW instruction:

Critical Path:

I-Mem → Reg.File → ALU → DataMem → MUX(MemToReg) → Reg.File

Latency =
$$400 + 200 + 120 + 350 + 30 + 200 = 1300$$
ps

Note: The path I-Mem \rightarrow Immediate \rightarrow MUX(ALUSrc) occurs simultaneously with the above.

(c) BEQ instruction:

Critical Path:

I-Mem \rightarrow Reg.File \rightarrow MUX(ALUSrc) \rightarrow ALU \rightarrow AND \rightarrow MUX(PCSrc)

Latency =
$$400 + 200 + 30 + 120 + 20 + 30 = 800$$
ps

Since LW has the longest latency. The overall cycle time of the whole machine is determined by LW, i.e. at least 1300ps.