

Roll Number: \_\_\_\_\_

**Thapar Institute of Engineering & Technology, Patiala**

Department of Computer Science & Engineering

B. E.(COE/CSE) : EST

Course Code: UCS510

Course Name: Computer Architecture and Organization

14 Dec'2022

9:00 AM – 12:00AM

Time: 3 Hours, M. Marks: 45

Faculty: SHI/SOL/ALK/YAS/SHR

**Note: All questions carry equal marks and compulsory to attempt. Attempt all questions in order and assume missing data if any.**

<div>Q.1.A</div>	<div>The content of program counter in the basic computer is 3AC (all number are in hexadecimal), the content of AC is 7EC3. The content of memory at address 3AC is 935E. The content at memory address 35E is 08AC and content at memory address 8AC is 7A9F. The opcode bits of ADD and AND instructions are 001 and 010 respectively. What is the instruction that will be fetched and executed next? Show the binary operation that will be performed in AC when the instruction is executed.</div>	<div>(3+6)</div>
<div>Q.1.B</div>	<div>What is DMA? Explain its working with neat and clean diagram (Consider following points: Diagram, Registers included, step by step working, modes of transfer).</div>	
<div>Q.2.A</div>	<div>Consider a 16-bit processor in which the main memory appears as:</div> <div><div><div>Instruction</div><div>Opcode400</div><div>R1300</div><div>Base Register100</div></div><div><div>100</div><div>101</div><div>102</div><div>----</div><div>299</div><div>300</div><div>301</div><div>----</div><div>400</div><div>500</div><div>----</div><div>502</div><div>----</div><div>1000</div></div><div><div>Main Memory</div><div><div>Load to AC</div><div>Mode</div></div><div><div>400</div><div>Next Instruction</div><div></div><div></div><div>999</div><div>1000</div><div></div><div>1000</div><div></div><div>1200</div><div></div><div></div><div>1302</div><div></div><div>0A5C</div></div></div></div>	<div>(5+4)</div>
<div>Q.2.B</div>	<div><div>Determine the effective address and operand to be loaded for the Indirect, PC relative, Base, Register Indirect, and Auto decrement using R1 addressing modes.</div><div><div>a)</div><div>Differentiate between memory references instructions and register reference instructions with one example of both.</div></div><div><div>b)</div><div>Differentiate between Interrupted I/O and Programmed I/O. (4 differences only)</div></div></div>	

Q.3.A	<p>Consider the execution of the following sequence of instructions on a five-stage pipeline consisting of IF (instruction fetch), ID (instruction decode), OF (operand fetch), EX (execute), and WB (write-back) without operand forwarding.</p> <pre> I1 -&gt; LOAD -1, R1      //R1&lt;- -1 I2 -&gt; LOAD 5, R2       //R2&lt;- 5 I3 -&gt; SUB R2, 1, R2    //R2&lt;- R2 - 1 I4 -&gt; ADD R1, R2, R3   //R3&lt;- R1 + R2 I5 -&gt; ADD R4, R5, R6   //R6&lt;- R4 + R5 I6 -&gt; SHL R            //R3&lt;- Shift Left(R3) I7 -&gt; ADD R6, R4, R7   //R7&lt;- R4 + R6 I8 -&gt; JMP 0A00H        //Jump to 0A00H </pre> <p>a). Find the number of clock cycles by showing the pipeline timing diagram required to complete the sequence of instructions.</p> <p>b). Write the various hazards observed in the given sequence of instructions.</p>	(6+3)
Q.3.B	<p>Consider the two 8-bit numbers A= 01000001 and B= 10000100.</p> <p>a) Give decimal equivalent of each number assuming that (i) they are unsigned and (ii) they are signed.</p> <p>b) Add the two binary numbers and interpret the sum assuming that the numbers are (i) unsigned and (ii) signed.</p> <p>c) Determines the values of the C, S, Z and V status bits after the addition.</p>	
Q.4.A	<p>Consider a non-pipelined processor with a clock rate of 3.6 gigahertz and average cycles per instruction of 5. The same processor is upgraded to a pipelined processor with six stages, but due to the internal pipeline delay, the clock speed is reduced to 2.5 gigahertz. Assume there are stalls of 1 ns after each stage in the pipeline. Find the speed up achieved in this pipelined processor. Show each step clearly.</p>	(5+4)
Q.4.B	<p>The memory unit of a computer has 4K words of 32 bits each. The computer has an instruction format with three fields: an operation code field, a mode field to specify one of three addressing modes, and a memory address. An instruction takes one memory word, calculate the number of bits in each fields of the instruction format. If there are 60 two-address instructions, how many one-address instructions can be formulated?</p>	
Q.5.A	<p>A digital computer has a memory unit of 64K x 16 and a cache memory of 1K words. The cache uses direct mapping with a block size of four words. How many bits are there in the tag, index, block, and word fields of the address format? How many bits are there in each word of cache and how are they divided into functions? Include a valid bit. How many blocks can the cache accommodate?</p>	(5+4)
Q.5.B	<p>The access time of cache memory is 35 nsec and that of main memory is 500 nsec. It is found that 80% of memory requests are for read and remaining for write. If the hit access for read is 0.9 and hit ratio for write is 1 and write through protocol is used (directly write to memory), then what is the average memory access time.</p>	