

D-PHY Tutorial



PHY Working Group

represented by

Gerrit den Besten (Philips)

David Meltzer (Epson)

MIPI Alliance Confidential

Legal Disclaimer

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. The material contained herein is provided on an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

MIPI Alliance Confidential


Overview

D-PHY >

- **Introduction**
- Architecture
- Electrical
- Timing
- Global Operation
- Interconnect
- PHY-Protocol Interface
- Summary
- Q & A

Objectives

- Specify an unified PHY which supports:
 - Display protocol
 - Camera protocol
 - Future MIPI protocols, including UniPRO
- Features
 - High bandwidth
 - Minimal power
 - Supports technology scaling
 - Low implementation complexity



Application Requirement Summary

- Bit rate 80-1000 Mb/s
- Across 'bad' channels including flex-foils
- Distance 0-20cm
- Low operational power (mW-range)
- Very low stand-by power (μ W-range)
- Low EMI
- Low wire count
- Robustness in a noisy environment
 - noise magnitude: $\sim 10\text{mV}_{\text{dif}}$ $\sim 100\text{mV}_{\text{com}}$
- Support for bi-directionality
- Ease of integration
- Lane scalability

Overview


- Introduction

D-PHY >


- **Architecture**
 - Electrical
 - Timing
 - Global Operation
 - Interconnect
 - PHY-Protocol Interface
 - Summary
 - Q & A

Conceptual choices

- Serial High-speed: Fully terminated differential signaling
- Low-Power: Unterminated 1.2V CMOS-like signaling
- Transmission line interconnect needed
- First generation: Source synchronous & no encoding
- Bi-directionality and contention detection




PHY Configuration




- One Clock Lane for one or more Data Lanes
- Source Sync: Clock direction from Master to Slave

Universal Lane Architecture



Universal Lane Architecture



Mandatory versus Optional

Mandatory

- High-Speed Forward signaling
- Basic Forward Low-Power Control Capabilities

Optional features

- Escape Mode signaling in Forward direction
- Bi-directionality
 - High-Speed Reverse Signaling
 - Escape Mode signaling in Reverse direction


Overview

- Introduction
- Architecture

D-PHY >


- **Electrical**
- Timing
- Global Operation
- Interconnect
- PHY-Protocol Interface
- Summary
- Q & A

Low Power & Low EMI on 2 Wires




- LP signaling
 - Single-ended unterminated 1.2V CMOS like signaling
 - R_{out} and $T_{rise/fall}$ specified for low EMI
 - No static power
- HS signaling
 - 200mV differential
 - 200mV common-mode
 - Double terminated

Large Signal Margins




140 mV < |Differential Signal| < 270mV
70mV

HS Driver & Receiver




- Voltage or Current Mode Driver
- $Z_{OD} = 50 \Omega$ nominal
- Switchable to "Tristate"
- Minimum rise time = 150ps
- Maximum rise time = $.3U_{I_{NOM}}$



- Differential Receiver
- 100 Ω Differential Termination
- Common-mode decap to ground
- Switchable termination
- Common mode AC rejection (200mV at >450MHz)

LP Driver & Receiver


D_P and D_N are two independent single-ended links in LP-mode!



- Driver specified as Thevenin Equivalent V & Z
- Z_{OLP} for low EMI
- Trise/fall $< 25 \text{ ns}$ for 70pF load
- Receiver specified for noise rejection, not speed
- LPF input rejects up to 400mV of RF at $f > 450 \text{ MHz}$
- Glitches rejection of $< 300 \text{ V-psec}$
- Hysteresis $> 25 \text{ mV}$

Line Contention Detection

- If LP bidirectional functions present in lane, LP contention detection must also exist
 - LP receiver must always be enabled and observed (sampled)
 - LP-CD circuit must be provided
- Two contention situations must be detected by D-PHY hardware
 - 2 LP TX driving opposite levels on same line
 - LP TX drives LP1 while HS TX drives HS0



Electrical Summary

- Electrical specification enables robust sharing of signal pair between High Speed and Low Power mode communication within 1.2V
 - Doubly terminated 50Ω single-ended/ 100Ω differential in HS
 - High Input noise rejection for LP mode
- Minimizes radiated EMI and EMI susceptibility
- High data transmission rate at low BER, low power in hostile environment
- Low speed channel without DC power
 - Provision made to minimize standby power if 1.2V regulator required (ULPM)
- Optional half-duplex, bidirectional operation

Overview

- Introduction
- Architecture
- Electrical


D-PHY >

- **Timing**
- Global Operation
- Interconnect
- PHY-Protocol Interface
- Summary
- Q & A

High Speed Clock Timing


- Data are launched and sampled with a DDR clock supplied on the Clock Lane from Master side
- DDR clock generation not part of D-PHY
 - PLL characteristics determine how to meet timing specs
- All D-PHY HS Clock timing specs normalized to UI
 - D-PHY operates in range of 80Mbps to <1Gbps /Data Lane
- Forward data transfers are source synchronous
- Optional reverse data transfers are Master synchronous
- Clock is always in quadrature to data
 - Simplifies slave design

Forward Data Transfer Timing



Optional Reverse Data Transfer Timing

- Clock is supplied by master (not Source Synchronous)
- Data rate = $\frac{1}{4}$ of possible forward rate



- Slave uses any edge of DDR clock to launch data
- Master determines which edge to use to sample received data
- Data to clock skew and round trip delay not specified
- Same UI variation in clock as forward transfer


Overview

- Introduction
- Architecture
- Electrical
- Timing


D-PHY >


- **Global Operation**
- Interconnect
- PHY-Protocol Interface
- Summary
- Q & A

Data Lane Flow Diagram




Source Sync: Data Burst



- Clock keeps running and samples data lanes (except for lanes in LPS)
 - Unambiguous leader and trailer sequences required to distill real data bits
 - Trailer is removed inside PHY (a few bytes)
 - Time-out to ignore line-values during line-state transition
- 
- The logo for 'mini' is located in the bottom right corner. It features the word 'mini' in a lowercase, sans-serif font. Above the letters 'i' and 'n' are several small, colored dots in a semi-circular arrangement, with colors including red, orange, yellow, green, and blue.

Link turnaround




- All during Low-Power mode
- Request sequence (LP11)-LP10-LP00-LP10-LP00.....
- Actual switching of direction during double LP-00 drive: no glitch
- Line levels remain always well-defined

LP Escape Mode

- A special mode of operation for Data Lanes using the low power line states
- Asynchronous communication using two wires
 - Does not depend on clock lane
 - Maximum data rate 10 Mbit/s
- Escape mode commands add extra 8 functions
 - Low power data transfer
 - Ultra low power mode
 - 4 remote triggers
 - 2 reserved functions
- Function selected by Entry codes
 - 8-out-of-256 codes selected for maximum robustness
 - In case of code mismatch everything is ignored till next Stop state


Escape Mode signaling

Trigger Reset Example




Escape Mode signaling

Two Byte LPDT Example




Clock Lane Flow Diagram



- Electrically identical to Unidirectional data lane
- No Escape Mode
- Unidirectional, no Turnaround
- Special short ULP entry (“Sleep mode”)

Clock Lane Low-Power



- Clock must be reliable during HS transmission and mode-switching
- Clock can go to LP only if Data lanes are in LP (and nothing relies on it)
- In Low-Power Data lanes are conceptually asynchronous (independent of the High-Speed Clock)


Overview

- Introduction
- Architecture
- Electrical
- Timing
- Global Operation

D-PHY >

- **Interconnect**
- PHY-Protocol Interface
- Summary
- Q & A

Configuration & Characterization



- Split at PHY Modules pins
- Interconnect structure considered as one black box characterized by **S-parameters** over **Frequency**



• **S-parameters**

- Differential Transfer
- Differential Reflection
- Common-mode reflection
- Mode conversion


• **Frequencies**

- Low-frequency
- Fundamental signaling frequency
- Interference frequencies

Characterization & S-Parameters



Example: Sdd21 & Sdd12 Interconnect




Overview

- Introduction
 - Architecture
 - Electrical
 - Timing
 - Global Operation
 - Interconnect
- D-PHY >**
 - **PHY-Protocol Interface**
 - Summary
 - Q & A

PHY-Protocol Interface (PPI)

- Hides line states and Encodings from Protocol layer
- Byte wide interface
- On-chip interface
 - No sharing of signals
 - No voltage specifications
 - Synchronous interface
- *Informative example* provided in Appendix A
 - Not covered e.g. error behaviour, simultaneous event behaviour
 - Many optional signals regarding optional parts of PHY




PPI Signals and Clocks

- Almost all signals are synchronous to a clock
 - HS TX Byte Clock
 - HS Receive Byte Clock
 - Esc TX Byte Clock
 - Esc Rec Byte Clock
- No externally supplied clock is assumed on the Slave side for HS transmission in either direction
- High Speed Byte clocks are PHY outputs
- Transmit Escape function requires input clock


Data Handshaking at Transmit Side

- Ready and Valid (or Request)
 - High-speed request also serves as valid
 - Escape mode uses separate request and valid signal
 - Transfer when both signals are active at a rising clock edge



Data Handshaking at Receive Side

- No “Ready” signal
 - Receive side must always immediately accept the data



Overview

- Introduction
- Architecture
- Electrical
- Timing
- Global Operation
- Interconnect
- PHY-Protocol Interface

D-PHY >

- **Summary**
- Q & A


Summary

- D- PHY supports:

- DSI Display Serial Interface
- CSI2 Camera Serial Interface
- UniPRO MIPI Universal Protocol

- Meets all of the objectives


- Scalable bit rate 80-1000 Mb/s
- Robustness support of 'bad' 0-20cm channels
- Minimal power mW-range for operation, μ W-range for standby
- Easy technology scaling 1.2 Volt signal range
- Low complexity source-synchronous signalling
- Low pin count 2 differential pairs
- Bi-directionality for HS (1/4 forward bit rate) and LP
- Lane scalability multiple data lanes with a single clock lane





EPSON

TOSHIBA



PHILIPS

TransChip

MOTOROLA



NOKIA

intel®

RENESAS





QUESTIONS ?