Microprocessor 8086

8086 Microprocessor is an enhanced version of 8085 Microprocessor which was designed by Intel in 1976. It is a 16-bit Microprocessor having 20 address lines and 16 data lines that provides up to 1MB storage. It consists of powerful instruction set, which provides operations like multiplication and division easily.

It supports two modes of operation, i.e. Maximum mode and Minimum mode. Maximum mode is suitable for system having multiple processors and Minimum mode is suitable for system having a single processor.

Features of 8086

The most prominent features of a 8086 microprocessor are:

- It has an instruction queue, which is capable of storing six instruction bytes from the memory resulting in faster processing.
- It was the first 16-bit processor having 16-bit ALU, 16-bit registers, internal data bus, and 16-bit external data bus resulting in faster processing.
- It is available in 3 versions based on the frequency of operation
 - \circ 8086 \rightarrow 5MHz
 - \circ 8086-2 \rightarrow 8MHz
 - \circ (c)8086-1 \rightarrow 10 MHz
- It uses two stages of pipelining, i.e. Fetch Stage and Execute Stage, which improves performance.
- Fetch stage can prefetch up to 6 bytes of instructions and stores them in the queue.
- Execute stage executes these instructions.
- It has 256 vectored interrupts.
- It consists of 29,000 transistors.

Comparison between 8085 & 8086 Microprocessor

- Size 8085 is 8-bit microprocessor, whereas 8086 is 16-bit microprocessor.
- Address Bus 8085 has 16-bit address bus while 8086 has 20-bit address bus.
- Memory 8085 can access up to 64Kb, whereas 8086 can access up to 1 Mb of memory.
- Instruction 8085 doesn't have an instruction queue, whereas 8086 has an instruction queue.
- Pipelining 8085 doesn't support a pipelined architecture while 8086 supports a pipelined architecture.
- I/O 8085 can address 2^8 = 256 I/O's, whereas 8086 can address 2^{16} = 65.536 I/O's.
- Cost The cost of 8085 is low whereas that of 8086 is high.

Architecture of 8086

The following diagram depicts the architecture of a 8086 Microprocessor -

8086 Microprocessor is divided into two functional units, i.e., EU (Execution Unit) and BIU (Bus Interface Unit).

EU (Execution Unit)

Execution unit gives instructions to BIU stating from where to fetch the data and then decode and execute those instructions. Its function is to control operations on data using the instruction decoder & ALU. EU has no direct connection with system buses as shown in the architecture, it performs operations over data through BIU.

Let us now discuss the functional parts of 8086 microprocessors.

ALU

It handles all arithmetic and logical operations, like +, -, \times , /, OR, AND, NOT operations.

Flag Register

It is a 16-bit register that behaves like a flip-flop, i.e. it changes its status according to the result stored in the accumulator. It has 9 flags and they are divided into 2 groups – Conditional Flags and Control Flags.





Fig: 8086 Architecture

Conditional Flags

It represents the result of the last arithmetic or logical instruction executed. Following is the list of conditional flags –

- Carry flag This flag indicates an overflow condition for arithmetic operations.
- Auxiliary flag When an operation is performed at ALU, it results in a carry/barrow from lower nibble (i.e. D0 D3) to upper nibble (i.e. D4 D7), then this flag is set, i.e. carry given by D3 bit to D4 is AF flag. The processor uses this flag to perform binary to BCD conversion.
- Parity flag This flag is used to indicate the parity of the result, i.e. when the lower order 8-bits of the result contains even number of 1's, then the Parity Flag is set. For odd number of 1's, the Parity Flag is reset.
- Zero flag This flag is set to 1 when the result of arithmetic or logical operation is zero else it is set to 0.
- Sign flag This flag holds the sign of the result, i.e. when the result of the operation is negative, then the sign flag is set to 1 else set to 0.
- Overflow flag This flag represents the result when the system capacity is exceeded.



Control Flags


Control flags controls the operations of the execution unit. Following is the list of control flags –

- Trap flag It is used for single step control and allows the user to execute one instruction at a time for debugging. If it is set, then the program can be run in a single step mode.
- Interrupt flag It is an interrupt enable/disable flag, i.e. used to allow/prohibit the interruption of a program. It is set to 1 for interrupt enabled condition and set to 0 for interrupt disabled condition.
- Direction flag It is used in string operation. As the name suggests
 when it is set then string bytes are accessed from the higher
 memory address to the lower memory address and vice-a-versa.

General Purpose Register

There are 8 general purpose registers, i.e., AH, AL, BH, BL, CH, CL, DH, and DL. These registers can be used individually to store 8-bit data and can be used in pairs to store 16bit data. The valid register pairs are AH and AL, BH and BL, CH and CL, and DH and DL. It is referred to the AX, BX, CX, and DX respectively, all these registers are used as temporary storage during execution.

- AX Register It is also known as accumulator register. It is used to store operands for arithmetic operations.
- BX Register It is used as a base register. It is used to store the starting base address of the memory area within the data segment.
- CX Register It is referred to as counter. It is used in loop instruction to store the loop counter.
- DX Register This register is used to hold I/O port address for I/O instruction.



Stack Pointer Register

It is a 16-bit register, which holds the address from the start of the segment to the memory location, where a word was most recently stored on the stack.

BIU (Bus Interface Unit)

BIU takes care of all data and addresses transfers on the buses for the EU like sending addresses, fetching instructions from the memory, reading data from the ports and the memory as well as writing data to the ports and the memory. EU has no direction connection with System Buses so this is possible with the BIU. EU and BIU are connected with the Internal Bus.


It has the following functional parts -

Instruction Queue – BIU contains the instruction queue. BIU gets upto 6
bytes of next instructions and stores them in the instruction queue. When
EU executes instructions and is ready for its next instruction, then it
simply reads the instruction from this instruction queue resulting in
increased execution speed.

- Fetching the next instruction while the current instruction executes is called pipelining.
- Segment Register BIU has 4 segment buses, i.e. CS, DS, SS& ES. It
 holds the addresses of instructions and data in memory, which are used
 by the processor to access memory locations. It also contains 1 pointer
 register IP, which holds the address of the next instruction to executed
 by the EU.
 - CS It stands for Code Segment. It is used for addressing a memory location in the code segment of the memory, where the executable program is stored.
 - DS It stands for Data Segment. It consists of data used by the program andis accessed in the data segment by an offset address or the content of other register that holds the offset address.
 - SS It stands for Stack Segment. It handles memory to store data and addresses during execution.
 - ES It stands for Extra Segment. ES is additional data segment,
 which is used by the string to hold the extra destination data.
- Instruction Pointer It is a 16-bit register used to hold the address of the next instruction to be executed.

8086 Pin Diagram:

The **8086 microprocessor** is a 40 pin IC in which there are 20 pins on each side of the IC. The diagram of the same is as follows



The function of following pin of microprocessor 8086 is same either in minimum or maximum mode.

Power supply and frequency signals

It uses 5V regulated DC supply (V_{CC}) at pin 40, and ground (V_{SS}) at pin 1 and 20 for its power requirement.

Clock signal

Clock signal is provided at Pin-19. Clock provides the basic timing for the processor and bus controller. It is asymmetric with 33% duty cycle to provide optimized internal timing. Minimum frequency of 2 MHz is required, since the design of 8086 processors incorporates dynamic cells. The maximum clock frequencies of the 8086-4, 8086 and 8086-2 are4MHz, 5MHz and 8MHz respectively.

Since the 8086 does not have on-chip clock generation circuitry, and 8284 clock generator chip must be connected to the 8086 clock pin. The crystal connected to 8284 must have a frequency 3 times the 8086 internal frequency. The 8284 clock generation chip is used to generate READY, RESET and CLK...

AD0 - AD15: Address Data Bus

AD0-AD15. These are 16 address/data bus. AD0-AD7 carries low order byte data and AD8-AD15 carries higher order byte data. During the first clock cycle (T1), it carries 16-bit address and during T2, T3 and T4, it carries 16-bit data.

Address/status bus

A16-A19/S3-S6. These are the 4 address/status buses. During the first clock ,T1, cycle, it carries 4-bit msb nibble of 20-bit address and during T2, T3 and T4 it carries status signals.

BHE/S7

BHE stands for Bus High Enable. It is available at pin 34 and used to indicate transfer of data using data bus D8-D15. This signal is low during the first clock cycle, thereafter it is active.

\overline{RD}

The Read strobe indicates that the processor is performing a memory or I/O read cycle. This signal is active low during T2 and T3 states and the Tw states of any read cycle. This signal floats to tri-state in "hold acknowledge cycle".

Ready

It is available at pin 22. Ready is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The READY signal from memory or I/O is synchronized by the 8284 clock generator to form READY. This signal is active HIGH. The 8086 READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met.

Reset

It is available at pin 21 and is used to restart the execution. Reset causes the processor to immediately terminate its present activity. To be recognised, the signal must be active high for at least four clock cycles, except after power-on which requires a 50 Micro Sec. pulse. It causes the 8086 to initialize registers DS, SS, ES, IP and flags to all zeros. It also initializes CS to FFFF H. Upon removal of the RESET signal from the RESET pin, the 8086 will fetch its next instruction from the 20 bit physical address FFFF0H. The reset signal to 8086 can be generated by the 8284. (Clock generation chip). To guarantee reset from power-up, the reset input must remain below 1.5 volts for 50 Micro sec. after Vcc has reached the minimum supply voltage of 4.5V.

INTR

It is available at pin 18. It is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored via an interrupt vector table located in system memory. It can be internally masked by software resetting the interrupt enable bit INTR is internally synchronized. This signal is active HIGH.

NMI

It stands for non-maskable interrupt and is available at pin 17. An edge triggered input, causes a type-2 interrupt. A subroutine is vectored to via the interrupt vector look up table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH on this pin initiates the interrupt at the end of the current instruction. This input is internally synchronized.

TEST

This signal available at pin 23. TEST pin is examined by the "WAIT" instruction. If the TEST pin is Low, execution continues. Otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.

MN/\overline{MX}

This pin indicates in which of the two modes (Minimum $/\overline{\text{Maximum}}$) processor has to operate. In minimum mode, the 8086 itself generates all bus control signals. In maximum mode the three status signals are to be decoded to generate all the bus control signals.

Minimum Mode Pins

The following 8 pins function descriptions are for the 8086 in minimum mode; MN/MX = 1. (The 8 pins function descriptions for maximum mode is explained later).

INTA

It is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3, and T4 of each interrupt acknowledge cycle.

ALE

It stands for address enable latch and is available at pin 25. ALE is provided by the processor to latch the address into the 8282/8283 address latch. A positive pulse is generated each time the processor begins any operation. This signal indicates the availability of a valid address on the address/data lines.

DEN

It stands for Data Enable and is available at pin 26. It is provided as an output enable for the 8286/8287 in a minimum system which uses the transceiver. DEN is active LOW during each memory and IO access. It will be low beginning with T2 until the middle of T4, while for a write cycle, it is active from the beginning of T2 until the middle of T4. It floats to tri-state off during local bus "hold acknowledge".

$DT/\overline{R} \\$

It stands for Data Transmit/Receive signal and is available at pin 27. It decides the direction of data flow through the transreceiver. In minimum mode, 8286/8287 transceiver is used for the data bus. DT/\overline{R} is used to control the direction of data flow through the transceiver. This signal floats to tri-state off during local bus "hold acknowledge".

$M/\overline{10}$

This pin is used to distinguish a memory access or an I/O access. When this pin is Low, it accesses I/O and when high it access memory.

 $M/\overline{10}$ becomes valid in the T4 state preceding a bus cycle and remains valid until the final T4 of the cycle. M/IO floats to 3 - state OFF during local bus "hold acknowledge". It is available at pin 28.

\overline{WR}

Depending on the state of the $M/\overline{10}$ signal, it indicates that the processor is performing a memory write or IO write cycle. \overline{WR} is active for T2, T3 and Tw of any write cycle. It is active LOW, and floats to 3-state OFF during local bus "hold acknowledge".

HOLD & HLDA

Hold indicates that another master is requesting a local bus "HOLD". To be acknowledged, HOLD must be active HIGH. The processor receiving the "HOLD " request will issue HLDA (HIGH) as an acknowledgement in the middle of the T1-clock cycle. Simultaneous with the issue of HLDA, the processor will float the local bus and control lines. After "HOLD" is detected as being Low, the processor will lower the HLDA and when the processor needs to run another cycle, it will again drive the local bus and control lines.

Maximum Mode

8086/8088 system functions in maximum mode when $MN/\overline{MX} = 0$. The pins which are unique to maximum mode are described below.

QS1 and QS0

These signals are available at pin 24 and 25. Queue Status is valid during the clock cycle after which the queue operation is performed. QS0, QS1 provide status to allow external tracking of the internal 8086 instruction queue. The condition of queue status is shown in table given below. Queue status

allows external devices like In-circuit Emulators or special instruction set extension co-processors to track the CPU instruction execution. Since instructions are executed from the 8086 internal queue, the queue status is presented each CPU clock cycle and is not related to the bus cycle activity. This mechanism allows:

- (1) A processor to detect execution of ESCAPE instruction which directs the co- processor to perform a specific task and
- (2) An in-circuit Emulator to trap execution of a specific memory location.

QS1	QS1	Characteristics
0	0	No operation
0	1	First byte of opcode from queue
1	0	Empty the queue
1	1	Subsequent byte from queue

$\overline{S0}$, $\overline{S1}$, $\overline{S2}$

<u>52</u>	<u>51</u>	<u>50</u>	Characteristics
0	0	0	Interrupt acknowledge
0	0	1	Read I/O port
0	1	0	Write I/O port
0	1	1	Halt
1	0	0	Code access1 0 1 Read memory
1	1	0	Write memory
1	1	1	Passive State

These pins are active during T4, T1 and T2 states and is returned to passive state (1,1,1 during T3 or Tw (when ready is inactive). These are used by the 8288 bus controller to generate all memory and I/O operation) access control signals. Any change by $\overline{S2}$, $\overline{S1}$, $\overline{S0}$ during T4 is used to indicate the beginning of a bus cycle. These status lines are encoded as shown in above table.

LOCK

When this signal is active, it indicates to the other processors not to ask the CPU to leave the system bus. It is activated using the LOCK prefix on any instruction and is available at pin 29.

$\overline{RQ}/\overline{GT1}$ and $\overline{RQ}/\overline{GT0}$

These are the Request/Grant signals used by the other processors requesting the CPU to release the system bus. When the signal is received by CPU, then it sends acknowledgment. RQ/GT0 has a higher priority than RQ/GT1.