# JACOBS UNIVERSITY BREMEN

# Natural Science Laboratory

# DIGITAL SIGNAL Processing LAB

Spring Semester 2021

# Digital Phase Locked Loop Implementation on DSP Board

Instructor: Ph.D. Fangning Hu

Author :
Haseeb Ahmed



## 1 Introducion

# 1.1 Phase locked loop C code design

A phase-locked loop can be thought of as a tracking algorithm for sinusoidal signals. It compares the phases of two signals, generally, it is the input and output signal phases. It is used in two different ways:

- 1. As s demodulator, where it is used to follow phase or frequency modulation and
- 2. to track a carrier or synchronizing signal which may vary in frequency with time.




FIGURE 1 – Harmonics and sub-harmonic of PLL incoming reference

This can be easily understood by considering that the purpose of the PLL is to force the two signals coming into the phase comparator (the multiply operation) to have the same frequency [1].

In C code, we used the sine wave directly to accomplish these frequency divi- sions.




FIGURE 2 – Harmonics and sub-harmonic of PLL incoming reference

In the Figure 1, the sine wave is converted to a digital signal using a sign() ope-ration, which is then fed to a digital divide-by-N counter. Although the digital square wave y[n] is sufficient in many applications (such as symbol timing reco- very), if a sine wave is again needed, this can be obtained by low-pass filtering [1].

For the sine wave look up table we used the operation:

$$accum \leftarrow accum + f - \frac{k}{2\pi}v[n]$$

The output was generated using the following C code, specifically in lines 24 and 25.

```
* sin_tables.c
2
3
               Contains code to setup and access a SIN and COS table for use in
 4
                real-time DSP programs.
      #include"sin tables.h" #include"math.h"
      float sin_table[SIN_TABLE_SIZE];
10
      float cos_table[SIN_TABLE_SIZE];
11
12
13
       * SIN_init()
14
          Initializes the SIN and COS table with values of a single period.
15
16
      void SIN_init()
17
18
           int i;
19
20
           /* Initialize sine table */
21
           for (i=0; i<SIN TABLE SIZE; i++)
22
           {
                 sin_table[i]=sin(2.0*M_PI*( float)i/(float)SIN_TABLE_SIZE); cos_table[i]=cos(2.0*M_PI*( float)i/(float)SIN_TABLE_SIZE);
25
26
     }
```

A second lookup table can be used to find a doubled frequency s2, if sin line 24 is locked to an incoming signal.

s2 = sin table[(int)((float)SIN TABLE SIZE\*accum)];

The C code was generated using the following lines of equation in the lineari- zed second-order and discretization of the PLL <sup>1</sup>.

<sup>1.</sup> These were discussed very thoroughly in the matlab implementation of the PLL

The corresponding lines are the locations of the equations in pll.ccode.

$$\tau_{1} = \frac{k}{2D} \qquad \qquad \qquad \text{line 54}$$

$$\tau_{2} = \frac{2D}{\omega_{0}} - \frac{1}{k} \qquad \qquad \text{line 55}$$

$$a_{1} = \frac{T - 2\tau_{1}}{T + 2\tau} \qquad \qquad \qquad \text{line 56}$$

$$b_{2} = \frac{T + 2\tau_{2}}{T + 2\tau} \qquad \qquad \qquad \text{line 57}$$

$$b_{3} = \frac{T - 2\tau_{1}}{T + 2\tau} \qquad \qquad \qquad \text{line 58}$$

## 2 Execution and Evaluation

#### 2.1 Problem 1

• A printout of your final C implementation of the PLL. You can just print out the pll\_init() and pll() functions (you do not have to print all of the surrounding dsp\_ap.c code!).

```
/*-----
    * pll.h
2
3
          Global definitions for PLL code.
4
    *========*/
5
   #ifndef_pll_h_ #define
6
   _pll_h_
7
8
   /*-- Defines ------*/
9
10
   't need

← much */

11
   #define PLL_BUFFER_ALIGN 4/* Just align on word boundary. */
12
13
14
15
   typedefstruct
16
   {
17
       /* Filter parameters */
       float a1, b0, b1; float f0, damp_fact; float K;
18
19
20
       float mult;
21
       /* State variables */
22
       float x_nm1;
float y_nm1;
float z_nm1;
float v_nm1;
float daccum;
float accum2;
float Ap;
24
25
26
27
   } pll_state_def;
28
29
   /*-- Function Prototypes-----*/
30
31
   pll_state_def*pll_init( float f0, float T, float K, float damp_fact, float
32
33
   void pll(pll_state_def*s, constfloat x_in[], float y_out[]);
35
   #endif/* _pll_h_ */
37
38
```

```
/*-----
1
     * pll.c
2
             Code to implement a simple frequency locked loop on the DSP.
3
     *____*/
    #include<std.h>
    #include<sys.h>
7
    #include<dev.h>
8
    #include<sio.h>
    #include<math.h>
10
11
    #include"dsp_ap.h"
12
    #include"pll.h"
13
    #include"sin tables.h"
15
16
    /* Mathematical constants */
17
    #define M PI 3.14159265358979
18
19
20
21
     * pll_init
            Initializes state of the PLL.
22
     * Inputs:
23
                    Nominal center frequency of PLL (discrete)
            fO
24
                   Time constant of loop filter
            Т
                    Gain factor
26
            damp Damping factor (1.0=critically damped)
27
            mult Frequency multiplier on output
     * Notes:
29
            The multiplier operation is not implemented. You will have to
30
            consider how to do this!
31
32
    pll state def*pll init(float f0, float T, float K, float damp, float mult)
33
    {
34
        pll_state_def*s;
35
        float wn, tau1, tau2;
        /* Allocate a new pll state def structure. Holds state and parameters. */
38
        if ((s=(pll_state_def*)MEM_calloc(PLL_SEG_ID, sizeof(pll_state_def),
39
             PLL BUFFER ALIGN))==NULL)
        {
40
             SYS_error("Unable to create state structure for PLL.", SYS_EUSER,0);
41
42
             return(0);
43
44
        /* Copy input parameters */
45
        s->f0=f0;
46
        s->damp_fact=damp;
        s->K=K;
48
        s->mult=mult;
49
        float Tp=1.0;
50
        /* Compute the filter coefficients */
52
        /* Add your code here !!! */
        wn=(2*M_PI)/(T);
53
```

```
tau1=(s->K)/(wn*wn);
 54
             tau2=2*(s->damp_fact)/(wn)-1/(s->K); s->a1=-
(Tp-2*(tau1)/(Tp+2*(tau1));
>b0=(Tp+2*(tau2))/(Tp+2*(tau1));
55
 56
57
             s->b1=(Tp-2*(tau2))/(Tp+2*(tau1));
             /* Set state variables (initially all 0) */s->z_nm1=0;
s->v nm1=0;
s->y_nm1=0;
s->y_nm1=0;
s->accum=0;
 58
 59
 60
 61
             s->accum2=0;
 62
             /* Set initial block amplitude (cannot be 0!) */s->Ap=1.0;
             return(s);
 65
 66
 67
 68
 69
 70
       }
 72
 73
 74
        * pll
 75
                 PLL process function.
 76
 77
       void pll(pll_state_def*s, constfloat x_in[], float y_out[])
 78
 79
 80
             int n;
             float A;
 81
             float x_n;
83
             float z_n;
 84
             float v_n;
             float y_n;
86
             float y_n2;
 87
 88
             /* Add other temporary variables as needed. */
             /* Do not put any arrays as local variables! */
 90
 91
 92
              * If signal level is below some threshold, make Ap large, which has the
 94
              * effect of just doing holdover mode.
 95
             if (s->Ap<1.0E-3)
 97
             {
 98
                   s->Ap=100.0;
99
             }
100
101
             A=0.0;/* Variable for computing amplitude */
102
             for (n=0; n<BUFFER_SAMPLES; n++)</pre>
103
                   /* Input sample (input reference) */
105
                   /* Take the sign of the input signal. */
106
                   x_n=x_in[n];
108
```

```
/* Estimate amplitude from summed |x| */
109
               A=A+fabs(x n);
110
111
                /* Add your code here to do PLL operation !!! */
112
               /* Code should generate y_n from x_n. */
113
115
                z_n=x_n*(s->y_nm1)/s->Ap;
                v_n=s->a1*s->v_nm1+s->b0*z_n+s->b1*s->z_nm1;
116
117
                s->accum=s->accum+s->f0-((s->K)/(2*M_PI))*v_n;
118
               s->accum=s->accum-floor(s->accum);
               y n=sin table[( int)((float)SIN TABLE SIZE*s->accum)];
121
               s->accum2=s->accum2+s->mult*(s->f0-((s->K)/(2*M PI))*v n);
122
               s->accum2=s->accum2-floor(s->accum2);
123
               y_n2=sin_table[( int)((float)SIN_TABLE_SIZE*s->accum2)];
124
125
                /* Put output sample */
126
               y_out[n]=y_n2;
127
128
               /* Shift current variables to previous values. */
129
               s->z nm1=z n;
130
131
               s->v nm1=v n;
               s->x nm1=x n;
               s->y_nm1=y_n;
133
           }
134
135
           /* Get amplitude estimate for next block (compute from A) */
136
          s->Ap=(A/n)*(M_PI/2);
137
           /*I initially used this:
138
                   s->Ap = A/(BUFFER_SAMPLES/(2/(M_PI)));
139
                   It did not work
140
141
142
     }
```

#### 2.2 Problem 2

• A description of how you tested your PLL. Indicate at what frequencies your PLL is no longer able to track.

The input to test the PLL was set to be inline. Then, using the Soundcard program, the relation between the phase of the input to output was displayed. The PLL tracked the input signal for frequency of about 800Hz. Input was sent to the left channel and output to the right channel. The input and output were sent to the scope screen and consequently, it was observed that the PLL was tracking based on the three criteria to the reference frequency (unit, half and double) frequencies. I also changed the position of the switch at unit, half and double the frequency and saw that for all the three conditions, the PLL was tracking. Generally, the PLL is supposed to handle changes in frequency of at least 10% of the nominal reference frequency of 800Hz. For frequencies below 400Hz and beyond 1500Hz, the

pll stopped tracking.

# 2.3 Problem 3

• A screen shot (like from the Scope program) showing that the PLL is tracking your input signal.




FIGURE 3 – PLL tracking at unit frequency - switch state 0 with

the following frequency spectrum:





FIGURE 4 – PLL tracking at unit frequency - frequency spectrum



 $\label{figure 5-PLL} \textit{Figure 5-PLL tracking at double frequency - switch state 1 with} \\$  the following frequency spectrum :




FIGURE 6 – PLL tracking at unit frequency - frequency spectrum




Figure 7 — PLL tracking at half frequency - switch state 2 with

the following frequency spectrum:




FIGURE 8 – PLL tracking at unit frequency - frequency spectrum

#### 2.4 Problem 4

• An explanation of any problems you ran into in the design and coding and how you solved them

Writing the code for the PLL implementation was a bit tedious even though we had the Matlab implementation. Setting up the input from line in (computer) was something I missed that messed the output. It was not stable in tracking. With the help of the instructor and the TA's, I managed to get the right output.

### 3 Conclusion

PLL is a feedback system that tracks the phase of sinusoid after locking. It is a negative feedback system which may become unstable. Lookup tables are efficient in implementing PLL in matlab and C when calling sinusoids. Accumulators were used to keep track of the phase. In each time step, it tells the corresponding position in the sin() lookup table. The state of the PLL is stored and restored after every block. The PLL was able to handle changes in frequency of at least 10% of the nominal reference frequency of 800Hz.

## 4 References

- [1] http://dsp-fhu.user.jacobs-university.de/?page\_id=231
- [2] Teodore S. Rappaport, Wireless Communications : Principles and Practice (2nd Edition)