**TOSHIBA** 

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# **TCM8230MD (A)**

#### **TENTATIVE**

# VGA CAMERA MODULE

The TCM8230MD(A) is a camera module which includes area color image sensor embedded with camera signal processor that meets with VGA format. In the sensor area 492 vertical and 660 horizontal signal pixels, and the image size meets with 1/6 inch optical Format. Use of the CMOS process enables low power consumption operations. It also provides excellent color reproduction through its primary color filter, and embedded camera signal processor enables small and simple camera system. And this module can be assembled by the socket which is suitable for the reflow soldering. So it is fit to use as an image input device for digital still cameras, PC cameras and mobile devices.

#### **Features**

#### 1. General

• Module size: 6(W) x 6(D) x 4.5(H) mm

- I<sup>2</sup>C BUS I/F
- Sleep mode operation (It can be controlled by the I<sup>2</sup>C Bus command)
- Power supply: 2.8+/-0.2V or 2.5+/-0.2V (Sensor(photo diode), I/O) and 1.5+/-0.1V(Sensor(A/D converter), Digital)

#### 2. Sensor

Optical size : 1/6 inch optical format
Total pixel numbers : 698(H)x502(V)
Signal pixel numbers : 660(H)x492(V)

Pixel pitch : 3.75um(H)x3.75um(V) (square pixel)

Color filter : RGB color filter, Bayer arrangement (GR line and GB line are arranged alternately.)

Frame rate : Max 30fpsRaw data bit precision : 10bit

Feed back clamp

#### 3. Camera signal processing

- Maximum exposure time can be adjust from 1V to 15V
- Digital outputs

YUV=4:2:2 or RGB=5:6:5 (8bit parallel output)

- Picture size
  - VGA, QVGA, QQVGA, CIF, QCIF, subQCIF (Sub-sampling, Windowing)
- · Readout internal parameters
  - Sensor gain setting, Electrical shutter exposure period, ALC and AWB reference value
- Auto electrical shutter control (AES), auto gain control (AGC) and auto white balance (AWB) circuit
- Flickerless auto luminance control (ALC=AES+AGC) and auto flicker detection circuit for AC 50Hz / 60Hz fluorescent light
- Automatically blemish correction
- · Vertical and Horizontal flip mode

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or jail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating range as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions setf orth in the TOSHIBA Semiconductor Reliability Handbook. The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

04/01/05 1/27

# **UPDATE INFORMATION**

Ver. 1.20 Jan-05, 2004

Ver. 1.10 Dec-23, 2003

Ver. 1.09 Dec-16, 2003

Ver. 1.08 Oct-29, 2003

Ver. 1.07 Oct-07, 2003

Ver. 1.06 Sep-19, 2003

Ver. 1.05 Sep-08, 2003

Ver. 1.04 Aug-11, 2003


Ver. 1.03 Jul-31, 2003

Ver. 1.02 Jul-16, 2003 Ver. 1.01 Jul-03, 2003

Ver. 1.00 Jun-25, 2003




#### **BLOCK DIAGRAM**



CDS: Correlated Double Sampling AGC: Automatic Gain Control ADC: Analog to Degital Converter TG: Timing pulse Generator SG: Sync pulse Generator AWB: Auto White Balance ALC: Auto Luminance Control

04/01/05 3/27

# **PIN LAYOUT**



04/01/05 4/27

# **PIN FUNCTIONS**

No.	NAME	I/O	FUNCTION
1	PVDD	-	VDD for sensor (photo diode) ( 2.8V )
2	EXTCLK		Clock for external input
3	RESET	I	RESET terminal ("L" active)
4	SCL	I	Clock for I <sup>2</sup> C-bus command
5	SDA	I/O	Data for I <sup>2</sup> C-bus command
6	DVDD		VDD for digital circuits, (1.5V)
0	טטיט	-	VDD for sensor (A/D converter) (1.5V)
			GND for digital circuits
7	DVSS	-	GND for sensor (A/D converter)
			GND for sensor (photo diode)
8	VD	0	Vertical syncronization pulse output
9	HD	0	Holizontal syncronization pulse output
10	DCLK	0	Clock for output data
11	DOUT0	0	Data output (LSB)
12	DOUT1	0	Data output
13	DOUT2	0	Data output
14	DOUT3	0	Data output
15	IOVSS	1	GND for I/O
16	IOVDD	-	VDD for I/O ( 2.8V )
17	DOUT4	0	Data output
18	DOUT5	0	Data output
19	DOUT6	0	Data output
20	DOUT7	0	Data output (MSB)


04/01/05 5/27

# **INTERFACE CIRCUITS**

PIN No.	NAME	I/O	INTERFACE CIRCUIT
2	EXTCLK	I	IOVDD IOVDD IOVDD IOVDD IOVDD IIOVDD IIOVDD IIIIIIIIII
3	RESET ("L" active)		IOVDD
4	SCL		IOVDD F
5	SDA	I/O	GND GND GND
8-14, 17-20	DOUT0 to DOUT7, HD, VD, DCLK	0	IOVDD


#### PIXEL ARRANGEMENT

#### 1. V\_INV=0



OB: Optical Black R: Red pixels Gr,Gb: Green pixels B: Blue pixels

#### 2. V\_INV =1 (Vertical flip mode)



OB: Optical Black R: Red pixels Gr,Gb: Green pixels B: Blue pixels

04/01/05 7/27


## **CONTROL I/F**

TCM8230MD(A) control interface configuration is based on fast mode  $I^2C$  bus. Register setting can be changed via  $I^2C$  bus. All register settings are able to read via  $I^2C$  bus.


#### Write mode

						_	444	
S Slave Address	0 A	Sub Address	Α	Data 1	Α		Data n	AP
MSB 7bit		8bit		8bit			8bit	


#### Read mode




## Start condition, End condition



#### **Bit Transfer**



## **Acknowledge**



#### Slave address

A6	A5	A4	А3	A2	A1	Α0	R/W
0	1	1	1	1	0	0	1/0

\* TCM8230MD(A) use 7bit Slave address

Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

04/01/05 8/27

# **INTERNAL REGISTER**

DO0000000		ADDRESS		fast							last				efau	•				
1 00000010	DEC	BIN	HEX	BIT7(MSB)	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0(LSB)	В7	В	3B5	B4	ВЗ	B2	В1	B0	HEX
1 00000010	0	00000000	00		_		_	_	_	<u> </u>		0	1	1	1	0	0	0	0	70
2   00000010   02   0.5/legs				Test Mode																10
2   00000001   02   0.30fps   0.50ftz   1.516fpt   1.50ftz   1.5			-	EDS	ACE					DCI KB	ACEDET	Ė	Ė	Ť						
3 00000101 03 0.0N	2	00000010	02									1	1	0	0	О	lo	0	0	40
DOUTSW   DATAHZ   PICSIZ(3.0)   0x/GA   1x/GVGA(f)   2x/GVGA(f)   2x/GVGA(f)   0x/GVGA(f)   0x	_	00000010	02									l i	ľ	ľ	ľ	ľ	ľ	۱۱	Ŭ	-10
A																				
South   Control   Contro				DOUTSW	DATAHZ					PICFMT	СМ	4	Þ	Þ						
None	3	00000011	03	0:ON							.4	1	0	0	0	0	0	0	0	80
4 00000100				1:0FF	1:Hi-Z	9h:subOCIF	/11:QCIF(2) (7)	8n:subQC	IF(I)	1:RGB565	1:B/W									
4   00000101				V INV	⊔ INV								H	4						
South   Sout	4	00000100	04	_	_	_	-	V LENGT	H[3:0]		$\mathcal{A}^{\mathcal{F}}$	0	l٥	0	0	1	1	1	1	0F
ALCSW   SRILIM[1:0]   ESRSPD[12:8]	•							_					4						۵.	•
1.MANUAL											4		K					4		
600000111	5	00000101	05		ESRLIM[1:	0]	ESRSPD[1	2:8]			A	0	0	0	0	0	0	1	0	02
ACMODE(1-0)										400-		_	M			4				
B   00001000   08	6	00000110	06	-	:0]				4			_	-	_		1	1	0	1	0D
S   0000100   O   O   O   O   O   O   O   O   O	7	00000111	07	<b>AG</b> [7:0]					A			1	1	0	0	0	0	0	0	CO
ALCH[3:0]   ALCH[3:0]   ALCH[3:0]   0 0 1 1 1 1 1 0 0 0 0 3 3																	1		Ī	
2h:Center only 3h:Backlight  2 h:Center only 3h:Backlight  3 h: Backlight  3 h: Backlight  4							Weight		A M											
30:0001001	8	00001000	80					<b>ALCH</b> [3:0]				0	0	1	1	1	0	0	0	38
9   00001001   09   ALCL[7:0]																				
10 00001010	a	00001001	ΛQ	ALCI [7:0]		311.Dacklight	•					0	1	0	0	0	n	Λ	Ω	40
11 00001010	3	00001001	09	ALCL[7.0]								۲	Ľ	۲	U	٥	۲	U	U	40
1:MANUAL				_																
11 00001010   0B   MRG[7:0]	10	00001010	0A									0	0	0	0	0	0	0	0	00
12 00001101   0C   MBG[7:0]				1:MANUAL																
12 00001101   0C   MBG[7:0]	11	00001011	0B	<b>MRG</b> [7:0]			A Val					0	1	0	0	0	0	0	0	40
13 00001101   0D   GAMSW   0:ON   1:OFF   0   0   0   0   0   0   0   0   0			0C				#			-		0	1	0	0	0	0	0	0	40
13   00001101   0D						Alia.	VIIIIA					Ė	Ė	Ť	Ť	Ť	Ť	Ĭ		
1:OFF	13	00001101	OD									١	١	l	lo	0	l۵	n	0	00
14 00001111   OE	10	0000110	0D									ľ	ľ	ľ	ľ	ľ	ľ			00
15   00001111   0F   VDTG[7:0]   0   0   0   0   0   0   0   0   0	1/	00001110	ΩE		A							0	٥	1	0	1	1	1	1	2F
10 0001000												_	_	_	_	_	_	-		
1					[0.0]			VETCORE	10.01			_	Ė	·	_	Ė	_	-	-	_
18					[3:0]			VDICORE	[3:0]			Ļ.	ı.	+	Ė	U	_	ш	_	
19				1								-	ı.	-	-	1	0	-	0	9A
20 0001010			12	BRIGHT[7:								0	0	0	0	1	1	0	0	0C
21   0001010   15     VGAIN[5:0]   0   0   1   1   1   0   0   0   3   3   3   22   0001011   16     UGAIN[5:0]     UVCORE[3:0]   0   0   0   1   1   1   0   0   0   3   3   3   3   3   3   3	19	00010011	13		<b>VHUE</b> [6:0]							0	0	0	0	1	0	1	0	0А
21   0001010   15     VGAIN[5:0]   0   0   1   1   1   0   0   0   3   3   3   22   0001011   16     UGAIN[5:0]     UVCORE[3:0]   0   0   0   1   1   1   0   0   0   3   3   3   3   3   3   3	20	00010100	14		<b>UHUE</b> [6:0]							0	0	0	0	1	0	0	0	08
22   0001011   16			400			VGAIN[5:0]	h						_	_	1	1	0	-	0	38
23   0001011   17		-	Alcoholica			**************************************	W					-	_	_	ı.	1	_	-		38
24 00011000 18			Accidence			3 3 A. 14 (0.0)	1	IIVCOPE	2.01			_	_			Ш	_		1	
25 00011001 19 0:		411	000007		CATHEORI			JOVOURE	رارا				_	_		_	_	-	1	
25 00011001 19 0; L 0: YMODE[1:0] MIXHG[2:0] 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0	24	00017000	18	MUMODE	100							U	١	17	U	U	1	Ш	1	21
1: 1:	2F	00011001	10	d decision of	INITLPESE	VMODE[4-6	าเ		MIXPG[3:0	1		_	٦			0	4	ام		0.4
26 0001101	<b>2</b> 5	30011001	19		0:	I WIODE[1.0	٥]		INIA IGE	ı,		١	١٧	ľ	١		ľ		U	04
LENSRPO   L 0:Gain   up   1:Gain   down   LENSRGAIN[3:0]	26	00011010	1Δ	100	Lendo	LENS[5:0]						n	0	1	n	0	n	n	n	20
L 0:Gain   Up   1:Gain   LENSRGAIN[3:0]   0   1   0   0   0   1   1   0   0   0	20	30011010	1/1				LENSRPO					0	۲	H	۲	۳	۲	H	٦	20
27   00011011   1B   AGLIM[2:0]   up   1:Gain   down	T				7							1	1			ĺ				
28 00011100 1C ES100S[7:0] 1 0 0 1 1 1 1 0 9 1 29 0001110 1D ES120S[7:0] 1 0 0 0 1 1 1 1 1 0 9 1 1 1 1 1 0 9 1 1 1 1	27	00011011	1B	AGLIM[2:0]	]			LENSRGA	<b>IN</b> [3:0]			0	1	0	0	0	1	1	0	46
28 00011100 1C ES100S[7:0]							1:Gain													
29 0001110 1D ES120S[7:0]	20	00014404	10	E0400017	01		ldown					1	_	_	1	-	1	H		0.5
30 00011110 1E D_MASK[1:0]			VE007		-											_	_	_	U	
30 00011110 1E D_MASK[1:0] 0:OFF 0:original 1:ITU656 0:normal 0:Not out 1:Out 0h:Colorbar 1h:Ramp1 0 1 1 0 0 0 0 0 64 1:	29	00011101	1D	ES120S[7:	υ <u>j</u>	00055	100DES=-	1	I==a=:=	Inion-: : :	,	1	0	0	0	0	0	$\square$	1	83
1:OUT	20	0001111	1⊏	D MYSRIA	·01							_	1	1	_	4	_	اہ		60
31 00011111 1F 0:ACTIVE 0:OFF 0.OFF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	30	00011110	10	ואוסאואו_ם_i	.0]						m.kampi	١٠	۱'	1'	١٠	'	١٧	l۷	U	99
31 00011111 1F 0:ACTIVE 0:OFF 0.OFF 0.0011111 1F 0:ACTIVE 0.OFF		1		SI FEPSW	SRST		1	11.	1.Out			一	H							
	31	00011111	1F									О	0	0	0	0	0	0	0	00
												Ľ								

The registers of gray mesh (unassigned registers) are not defined. Input data of the registers of gray mesh must input "0". The registers of testmode must input default data.

04/01/05 9/27

	ADDDECC		foot							last	l l			d	efa	ıılŧ		
DEC	ADDRESS BIN	HEX	fast BIT7(MSB)	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	last BIT0(LSB)	D7	DG	B5B		_	_	Вυ	HEX
	00100000	20	HNUM[7:0]	ын	ыз	DI14	ыз	DITZ	DITT	BITO(LSB)	_	_	0 (	_	_	_	-	00
	00100001	21	HPPH[7:0]								-	-	_	) (	_	_	1	01
	0010001	22	HPPH[8]	<b>VRRPH</b> [6:0]							_	0	_	) (	_	_	0	26
	00100011	23	HDSPPH[7:								0	_	0 (	_	-	÷	0	40
	00100100	24		VDSPPH[6:0	)]						-	0	_	) (	÷	_	1	27
	00100101	25	HAPRPH[7:		4						0		0	_	_	_	1	5F
	00100110	26	HAPRPH[8]	,							1005000	997	0 (	) (	0 0	_	0	00
	00100111	27	HOUTPH[7:	01							107		0 '	_	_	_	0	16
	00101000	28	HOUTPH[8]	VOUTPH[6:0	01						0	0	1 (	) (	0	) 1	1	23
41	00101001	29	0 : NOT OUT	FSSTBPOL 0 : normal 1 : invert			FSSTBPH[	[3:0]	4		0	0	0 (	) 1	0	0	0	08
42	00101010	2A					FSSTBW[3	3:0]			0	0	0 (	) 1	0	0	0	08
43	00101011	2B					SCMD[19:10	6]			0	0	0 (	0	) 1	0	0	04
44	00101100	2C	SCMD[15:8	3]							0	0	0 (	) (	0	0	0	00
45	00101101	2D	SCMD[7:0]								0	0	0 (	0	0	0	0	00
46	00101110	2E	TCSB1L 0: 1:	TCPEROSW	<b>/</b> [2:0]		TCSBIN 0: 1:	TCRAM 0: 1:	TROM[1:0]		0	0	0 (	) (	0	0	0	00
47	00101111	2F	TCRAMS 0: 1:	<b>TSPCHK</b> 0: 1:	TCPERAGC	TALCRST	TWBS	TWBG	TACDET[1:0	]	0	0	0 (	0	0	o	0	00
48	00110000	30		TGAMROM 0: 1:			TCSB[3:0]				0	0	0	0	0	0	0	00
49	00110001	31	TALCDISP 0: 1:	TALCOSW[2	2:0]		PBDISP[1:	0]	<b>TDISP</b> [1:0]		0	0	0 0	0	0	0	0	00
50	00110010	32		ESROUT[14	:8]	4					0	0	0 (	) (	0	0	0	00
51	00110011	33	ESROUT[7:	0]		-					0	0	0 (	) (	0	0	0	00
52	00110100	34	<b>AGOUT</b> [7:0]								0	0	0 (	) (	0	0	0	00
53	00110101	35			DGOUT[5:0]						0	0	0 (	0	0	0	0	00
54	00110110	36	ALCDATA[7	:0]	4						0	0	0 (	) (	0	0	0	00
55	00110111	37	AWBRYDA[	7:0]							0	0	0 (	) (	0	0	0	00
56	00111000	38	AWBBYDA[	7:0]							0	0	0 (	) (	0	0	0	00
57	00111001	39	AGSLOW1	[1:0]	FLLSMODE	[1:0]	FLLSLIM[3:	0]			1	0	0 (	) 1	1	0	0	8C
58	00111010	3A	DETSEL[3:0				ACDETNC[3	3:0]			1	1	0 (	) 1	1	1	1	CF
59	00111011	3B	AGSLOW2	[1:0]	<b>DG</b> [5:0]						1	0	-	) (	0	0	0	80
60	00111100	3C	REJHLEV[7	:0]		7					0	0	0 (	) (	0	0	0	00
61	00111101	3D	ALCLOCK 0: 1:	<b>W</b> 0:	ALCSPD[1:0	0]	ALCSTEP[1	:0]	<b>REJH</b> [1:0]		0	0	0	1 0	1	1	1	17
	00111110	3E	SHESRSW 0:Disable 1:Enable	ESLIMSEL 0: 1:	SHESRSPI	<b>D</b> [1:0]	ELSTEP[1:0	0]	ELSTART[1	0]	1			) (			1	85
63	00111111	3F	<b>AGMIN</b> [7:0]								1	1	0 (	) (	0	0	0	C0

The registers of gray mesh (unassigned registers) are not defined. Input data of the registers of gray mesh must input "0". The registers of testmode must input default data.

04/01/05 10/27

DEC		ADDRESS	3	fast							last				de	fau	lt		
Casipolity   Cas					BIT6	BIT5	BIT4	BIT3	BIT2	BIT1		В7	B6E	5B				В0	HEX
Section   Sect		0400000		. ,	CS1POL	LI3POL	CS3POL		<u>.                                    </u>	<u>.                                    </u>			H	$\top$				T	
Second   S	64	d l	40									0	0 (		0	0	0	0	00
PREGBG(50)	65	01000001	41	0:	<b>JAMG</b> [6:0]							0	0 (	) (	0	0	0	0	00
68 01000100 44 PRERQ[5:0] 0 0 0 0 0 1 1 15  69 0100010 45 PREBQ[5:0] 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	66	01000010	42			PREGRG[5:	:0]					0	0		0	0	0	0	00
FREBG[S:0]   FREBGIS   FREBGIS	67	01000011	43			PREGBG[5:	:0]				1	0	0		0	0	0	0	00
To   01000111   46	68	01000100	44			PRERG[5:0]	]			4	44	0	0	) 1	0	1	0	1	15
71 0100011 47	69	01000101	45			<b>PREBG</b> [5:0]	1					0	0	) 1	1	1	1	1	1F
72 01001001	70	01000110	46									0	0		0	0	0	0	00
73 01001001 49	71	01000111	47		MSKBR[6:0]							0	1 (	) (	0	1	0	0	44
74   01001010   4A	72	01001000	48		MSKGR[6:0							0	1 (	0	0	1	0	0	44
74   01001010	73	01001001	49		MSKRB[6:0]			A				0	0	1 0	0	0	0	0	20
76 01001100	74	01001010	4A		<b>MSKGB</b> [6:0	I						0	1 (	0	0	1	0	1	45
Note												0	1	1 0	0	1	1	0	66
To	76	01001100	4C									0	0	1 1	0	0	0	0	30
78	77	01001101	4D	0: 1:	0: 1:	DTCYLV[5:0	0]					1	1	1 0	0	0	0	0	E0
79   01001111	78	01001110	4E	0: 1:	0: 1:	DTCGAIN[5						0	0	1 0	0	0	0	0	20
80 01010000 50 K 0: YLCUTH(5:0] 0 0 0 0 0 0 0 0 0 1 1 0 1 1 1 07  81 01010001 51 SK 0: YLCUTH(5:0] 0 0 0 0 0 0 0 0 1 0 1 1 1 1 2F  82 01010010 52 UVSKNC[6:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	79	01001111	4F	0: 1:	0:		0:		3:0]			0	0	) (	1	0	0	1	09
81 01010000 51 SK 0:	80	01010000	50	<b>K</b> 0: 1:		YLCUTL[5:0	0]					0	0		0	1	1	1	07
83 0101001 53	81	01010001	51	SK 0:			0]										1	1	2F
84 01010100 54 WBGMIN[7:0]			52		Americano.	0]	7							_	_	_	$\blacksquare$	_	02
85 0101010			400400400400*		UVLJ[6:0]													0	
86 01010110 56	84	01010100	54	WBGMIN[7:0	0]							0	0	1 0	1	0	1	1	2B
86 0101011 56	85	01010101	55	ASSESSESSES	-	<u> </u>						0	1	1 0	0	0	0	0	60
88 01011000 58	A		56	LE	0:	WBNOLJ[1	1:0]	<b>C</b> 0:	0: 1:		<b>P</b> [1:0]							0	40
88 01011000 58	87	01010111	57						WBDIVSC	[2:0]		0	0 (	) (	0	1	1	0	06
89 0101100	88	01011000	58			0: 1:	0:	<b>WB2SP</b> [3:0	]			0	0	1 0	0	0	1	0	22
91 0101101 5B PBC1LV[7:0] 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0			400			0:OFF	PBRDSW			ABCSW[1:	0]	0	0	1 0	0			1	
92 01011100 5C PBC2LV[7:0] 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	90	01011010	5A	<b>PBDLV</b> [7:0]								0	0	) (	1	0	0	0	80
93 0101110 5D PBC3LV[7:0] 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	91	01011011	5B	<b>PBC1LV</b> [7:0	]											1	0	0	04
93 0101110 5D <b>PBC3LV</b> [7:0] 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	92	01011100	5C	PBC2LV[7:0	]							0	0 (	) (	1	0	0	0	08
	93	01011101	5D									0	0	) (	1	0	0	0	08
			5E									0	0 (	) (	1	0	0	0	

The registers of gray mesh (unassigned registers) are not defined. Input data of the registers of gray mesh must input "0". The registers of testmode must input default data.

04/01/05 11/27

## **OUTLINE OF INTERNAL REGISTER**

- \* Frame rate setting (30fps, 15fps)
- \* Picture size setting of digital output ( VGA, QVGA, QQVGA, CIF, QCIF, subQCIF )
- \* Selection of digital data output format (8bit YUV422, RGB565)
- \* Sync. code setting (ON/OFF, 2 mode)
- \* Color signal adjustment (Masking, color axis correction, saturation, etc.)
- \* Luminance signal adjustment ( Contrast, Brightness, Gamma, H,V edge enhancement )
- \* ALC ON/OFF
- \* ALC mode setting ( area selection, speed selection, flicker reduction mode setting )
- \* AWB ON/OFF
- \* Vertical and Horizontal flip
- \* Sleep mode setting
- \* Some kinds of correction setting ( Lens shading correction etc. )

8bit parallel image data

	non panamor minigo anna											
		YUV		RGB	mode							
	1st	2nd	3rd	4th	1st	2nd						
DOUT0	U0(n)	Y0(n)	V0(n)	Y0(n+1)	B0	G3						
DOUT1	U1(n)	Y1(n)	V1(n)	Y1(n+1)	B1	G4						
DOUT2	U2(n)	Y2(n)	V2(n)	Y2(n+1)	B2	G5						
DOUT3	U3(n)	Y3(n)	V3(n)	Y3(n+1)	B3	R0						
DOUT4	U4(n)	Y4(n)	V4(n)	Y4(n+1)	B4	R1						
DOUT5	U5(n)	Y5(n)	V5(n)	Y5(n+1)	G0	R2						
DOUT6	U6(n)	Y6(n)	V6(n)	Y6(n+1)	G1	R3						
DOUT7	U7(n)	Y7(n)	V7(n)	Y7(n+1)	G2	R4						

Image size format

Image size	Display mode	Pixels per H	Effective H lines	Start point (H, V)	End point (H, V)	DCLK mode	Operation mode	Resizing method
VGA	Full	640	480	(1, 1)	(640 ,480)	1	Normal	-
QVGA	Full	320	240	(1, 1)	(639, 479)	1/2	Low power	Sub-sampling from VGA
QVGA	Zoom x 2	320	240	(161, 121)	(480 ,360)	1	Normal	Windowing from VGA
QQVGA	Full	160	120	(1, 1)	(637, 477)	1/2	Low power	Sub-sampling from QVGA(f)
QQVGA	Zoom x 2	100	120	(161, 121)	(479, 359)	1/2	Low power	Sub-sampling from VGA
CIF	Full	352	288	(21, 1)	(608, 478)	1	Normal	3/5 filtering from VGA
QCIF	Full	176	144	(21, 1)	(608, 478)	1/2	Low power	3/5 filtering from QVGA(f)
QUII	Zoom x 2	170	144	(173, 121)	(466, 360)	1	Normal	Windowing from CIF
444	Full			(1, 1)	(636, 476)			4/5 filtering from QQVGA(f)
subQCIF	Zoom x 2	128	96	(161, 121)	(479, 359)	1/2	Low Power	1st: 3/5 filtering from QVGA(f)
Ψ.	200111 X Z			(101, 121)	(47 9, 339)			2nd: Sub-sampling from "1st"

QVGA(f) means QVGA full. QQVGA(f) means QVGA full.

VGA Video Graphics Array

QVGA Quarter VGA QQVGA Quarter QVGA

CIF Common Intermediate Format


QCIF Quarter CIF

04/01/05 12/27

## SYNCHRONIZATION CODE

## Synchronization code output format


CODESW=1




CODESW(Address=1Eh, Bit5) is able to add synchronization codes. "Code" part is changed Mode1 or Mode2 by CODESEL(Address=1Eh, Bit4).

## **Mode1** (Original format, CODESEL=0)

These codes only exists in active lines





Line start code : FFh 00h 00h 00h Line end code : FFh 00h 00h 01h Frame start code : FFh 00h 00h 02h Frame end code : FFh 00h 00h 03h

04/01/05 13/27

## Mode2 (ITU656 format, CODESEL=1)

These codes exists in every lines

Code

1 0 V	H 0	0 0	0
-------	-----	-----	---

V: 1:Blanking 0:Active Line

H: 1:End of Active Pixel 0:Start of Active Pixel

Code	Picture	Code
A0	Blanking	B0
A0	Blanking	B0
80	Line 1	90
80	Line 2	90
80	Line 3	90
80	Line 4	90
80		90
80	Line 480 (VGA) Line 240 (QVGA) Line 120 (QQVGA) Line 288 (CIF) Line 144 (QCIF) Line 96 (subQCIF)	90
A0	Blanking	B0
A0	Blanking	B0
	640 pixels (VGA) 320 pixels (QVGA) 160 pixels (QQVGA) 352 pixels (CIF) 176 pixels (QCIF) 128 pixels (subQCIF)	

Blanking and start active pixel code : FFh 00h 00h A0h
Blanking and endactive pixel code : FFh 00h 00h B0h
Active line and start active pixel code : FFh 00h 00h 80h
Active line and end active pixel code : FFh 00h 00h 90h

04/01/05 14/27


## DATA OUTPUT TIMING CHART

TCM8230MD supports 2 HD pulses, one is "Blanking pulse", and another one is "Normal pulse". You can choose HD pulse by HSYNCSEL (Address=1Eh Bit3).


## Pixel Size mode (HD=Blanking pulse)

## 1. Vertical timing (HSYNCSEL=1)

Normal operation mode (VGA, CIF(full), QVGA(zoom), QCIF(zoom))




Low power operation mode (QVGA(full), QQVGA(zoom), QCIF(full), subQCIF(full), subQCIF(zoom))




04/01/05 15/27

## 2. Horizontal timing (HSYNCSEL=1)

Normal operation mode (VGA, CIF (full), QVGA (zoom), QCIF (zoom))



Low power operation mode (QVGA(full), QQVGA(zoom), QCIF(full), subQCIF(full), subQCIF(zoom))




Blanking Y=0x00, UV=0x80

04/01/05 16/27


# Pixel Size mode (HD=Normal pulse)

## 1. Vertical timing (HSYNCSEL=0)

Normal operation mode (VGA, CIF(full), QVGA(zoom), QCIF(zoom))




Low power operation mode (QVGA(full), QQVGA(zoom), QCIF(full), subQCIF(full), subQCIF(zoom))




04/01/05 17/27

#### 2. Horizontal timing (HSYNCSEL=0)

Normal operation mode (VGA, CIF (full), QVGA (zoom), QCIF (zoom))



Low power operation mode (QVGA(full), QQVGA(zoom), QCIF(full), subQCIF(full), subQCIF(zoom))




04/01/05 18/27

# **Exposure mode**

TCM8230MD supports long exposure time mode (ESRLSW (Address=04h, Bit5,4)= 1) and extra-long exposure time mode (ESRLSW (Address=04h Bit5,4)= 2, 3).

# **Vertical timing**



When use these modes, you should be sent below I<sup>2</sup>C commands before entry these modes.

ESRLSW (Address=04h Bit5,4)= 1, 2 or 3


Address=22h, Data=10h (Default Data=26h)

Address=24h, Data=0Fh (Default Data=27h)

Address=28h, Data=06h (Default Data=23h)

04/01/05 19/27


## **POWER ON SEQUENCE**



TCM8230MD cannot output pictures after power on immediately. You should be sent some I<sup>2</sup>C commands after power on as below.

Address=03h, Data=00h (Default Data=80h)


# **POWER OFF SEQUENCE**




04/01/05 20/27

## **SLEEP MODE SEQUENCE**

#### 1. From normal operation to sleep mode



#### 2. From sleep mode to normal operation



Some registers data, AWB calculated data and ALC calculated data are kept the last values during sleep mode.

04/01/05 21/27

# **MAXIMUM RATING**

	RATING	RATING			
	1.5V	2.8V	UNITS		
Power supply voltage	-0.3 to 3.0	-0.3 to 3.6	V		
Storage tempature	-30 to 85		Degree C		

# RECOMMENDED OPERATING CONDITION

		MIN	TYP	MAX	UNITS
Dower cupply	IOVDD, PVDD*	2.6	2.8	3.0	
	טטע, דעטע, דעטע	2.3	2.5	2.7	V
voltage	DVDD	1.4	1.5	1.6	
Operational tempature		-20	4	60	Degree C

<sup>\*</sup>If using 2.5V, must input setting command. (Default setting is 2.8V.)

04/01/05 22/27

## **ELECTRICAL CHARACTERISTICS**

# DC Characteristic (Ta=25 degree C, DVDD(=AVDD) =1.5V, PVDD= IOVDD =2.8V)

## 1. POWER

ITEM	CONDITION	MIN	TYP	MAX	UNITS
POWER	VGA(15fps) (Normal operation mode)	-	40	TBD	mA
	Sleep mode	-	-	TBD	uA

<sup>\*</sup> Measurement condition : Machbeth chart (full)

#### 2. EXTCLK

	ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
	LOW level input voltage	V <sub>IL;EXTCLK</sub>	-	-0.3		IOVDD*0.2	V	
Rectangular	HIGH level input voltage	V <sub>IH;EXTCLK</sub>	•	IOVDD*0.8	IOVDD	3.0	V	
shape	LOW level input current	I <sub>IL;EXTCLK</sub>	V <sub>IN</sub> =GND	-10	-	10	uA	
	HIGH level input current	I <sub>IH;EXTCLK</sub>	V <sub>IN</sub> =IOVDD	-10		10	uA	
	DUTY	-	-	45/55	50/50	55/45	%	*1

<sup>1)</sup> Duty referred to 50% level of input EXTCLK

#### 3. SCL and SDA

	ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
SCL	LOW level input voltage	V <sub>IL;SCL</sub>	0.0	-	0.4	V	
SCL	HIGH level input voltage	$V_{IH;SCL}$	IOVDD*0.7	IOVDD	3.0	V	
	LOW level input voltage	$V_{IL;SDA}$	0.0	1	0.4	V	
SDA	HIGH level input voltage	$V_{IH;SDA}$	IOVDD*0.7	IOVDD	3.0	V	
	LOW level output voltage (IOL=4mA)	V <sub>OL;SDA</sub>	0.0	-	0.4	V	

## 4. DOUT0 to DOUT7, DCLK, HD and VD

	ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
DOUT0 to DOUT7,	LOW level output voltage (IOL=2mA)	$V_{OL;DATA}$	0.0	-	0.4	V	
DCLK, HD and VD	HIGH level output voltage (IOH=-2mA)	$V_{\text{OH;DATA}}$	2.4	IOVDD	-	V	

#### 5. RESET

VIII V	ASSESSED.						
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	NOTES
LOW level input voltage	$V_{IL;RESET}$	-	-0.3	ı	IOVDD*0.2	V	
HIGH level input voltage	$V_{IH;RESET}$	-	IOVDD*0.8	IOVDD	3.0	V	
LOW level input current	I <sub>IL;RESET</sub>	V <sub>IN</sub> =GND	-10	-	10	uA	
HIGH level input current	I <sub>IH;RESET</sub>	V <sub>IN</sub> =IOVDD	-10	-	10	uA	

04/01/05 23/27

<sup>\*</sup>Peak current = 180mA


# AC Characteristic (Ta=25 degree C, DVDD(=AVDD) =1.5V, PVDD= IOVDD =2.8V)

## 1. EXTCLK


ITEM	SYMBOL	FPS	MIN	TYP	MAX	UNITS	NOTES
Clock frequency	f	0	11.90	24.54	25.00	MHz	*1
Clock frequency	IEXTCLK	1	11.90	24.54	27.00	IVIITIZ	
Rise time	$t_{r;EXTCLK}$	-	-	-	5	ns	*2
Fall time	$t_{f;EXTCLK}$	-	-	-	5	ns	2

1) FPS: Address=02h, Bit7

2) All values referred to  $V_{\text{IHmin}}$  and  $V_{\text{ILmax}}$  levels



# 2. EXTCLK input circuit




04/01/05 24/27

# 3. SCL and SDA

	SYMBOL	MIN	MAX	UNITS	NOTES	
	Clock frequency	f <sub>SCL</sub>	-	400	KHz	
	Low period	t <sub>LOW;SCL</sub>	1.3	ı	us	
SCL	High period	t <sub>HIGH;SCL</sub>	0.6	1	us	
	Rise time	t <sub>r;SCL</sub>	-	300	ns	
	Fall time	t <sub>f;SCL</sub>	-	300	ns	
SDA	Rise time	t <sub>r;SDA</sub>	-	300	ns	
	Fall time	$t_{f;SDA}$	-	300	ns	*1
· ·	ated) START condition  I, the first clock pulse is	t <sub>HD;STA</sub>	0.6		us	
Setup time for a re	epeated START condition	t <sub>SU;STA</sub>	0.6	-	us	
Dat	a hold time	t <sub>HD;DAT</sub>	0	-	ns	
Data setup time		t <sub>SU;DAT</sub>	100		ns	
Setup time for STOP condition		t <sub>SU;STO</sub>	0.6	-	us	
Width of spike pulse	Normal	t <sub>SP1</sub>	0	50	ns	
viluiti of spike puise	Wake-up from sleep mode	t <sub>SP2</sub>	0	20	ns	

# 1) All values referred to $V_{\text{IHmin}}$ and $V_{\text{ILmax}}$ levels




04/01/05 25/27

# 4. DOUT0 to DOUT7, DCLK, HD and VD

ITEM	SYMBOL	MIN	MAX	UNITS	NOTES	
DCLK	Rise time	t <sub>r;DCLK</sub>	1	6	ns	
DOLK	Fall time	t <sub>f;DCLK</sub>	1	6	ns	
DOUT0 to DOUT7,	Rise time	t <sub>r;DATA</sub>	ı	6	ns	*1
HD, and VD	Fall time	$t_{f;DATA}$	-	6	ns	'
Setup time of data		t <sub>pd;SU</sub>	10	-	ns	A
Hold time of data		t <sub>pd;HD</sub>	10	-	ns	

1) All values referred to  $V_{\text{OHmin}}$  and  $V_{\text{OLmax}}$  levels



# **CHARACTERISTICS OF LENS**

ITI	EM .	VALUE	UNITS
Optical	format	1/6	inch
	Holizontal	57.4	degree
Field of view	Vertical	44.5	degree
	Diagonal	69.1	degree
Fnu	mber	F2.8	-
TV dis	stotion	-0.4	%
Focal	length	TBD	mm
Focusi	ng area	TBD	cm
Manual focusing		Not avairable	-
Stru	cture	Double lens	-

04/01/05 26/27

**Appendix 1: Module Drawing** 

