
# Lab 7: Sequential Circuit, Memory and Register

### **Objectives**

- To analyze, design, construct, and test sequential circuits.
- Construct and test a single bit memory and Read-Only Memory(ROM)
- Test dot-matrix display.

## Part I: Sequential Circuit Analysis (TTLs required: 7404, 7408, 7432, 7476)

You are to analyze the circuit below. The following steps will help you to learn how to analyze the sequential circuit.




- Step 1: Boolean equations for J1, K1, J2, K2, and Z.
- Step 2: Construct truth tables and K-maps.
- Step 3: Construct state tables and state diagram.
- Step 4: Sketch timing diagram for the input sequence X = 00111100.


## Part I: Sequential circuit analysis

You are to analyze the circuit below. The following steps will help you to learn how to analyze the sequential circuit.

Step 1: Boolean equations for  $J_1,\,K_1,\,J_2,\,K_2,$  and Z.







**Step 2: Truth table:** 

			kyq	8	×	x +4,	x4.4
X	<b>y</b> 1	<b>y</b> 2	$J_1$	$K_1$	$J_2$	$K_2$	Z
0	0	0	0	1	C	١	Ō
0	0	1	0	1	θ	1	0
0	1	0	0	1	0	١	0
0	1	1	0	1	C	1	G
1	0	0	0	0	1	1	0
1	0	1	1	0	١	O	O
1	1	0	0	0	1	1	0
1	1	1	1	0	1	0	1

# K-maps:

X	0	1			
$y_1y_2$					
00	0	O			
01	0	٩			
11	0	1			
10	0	0			
$J_1$					

X	0	1			
$y_1y_2$					
00	1	6			
01	)	0			
11	1	0			
10	1	0			
K <sub>1</sub>					

X	0	1			
$y_1y_2$					
00	0	1			
01	0	1			
11	0	1			
10	ð	1			
$J_2$					

X	0	1			
$y_1y_2$					
00	1	1			
01	•	O			
11		0			
10	1	1			
$K_2$					

X	0	1			
$y_1y_2$					
00	O	6			
01	0	0			
11	0	1			
10	Q	0			
Z					

**Step 3: State table:** 


y₁y₂\x		(	)				1	
00	0	1	0	1	0	0	1	1
01	0	1	O	1	1	0	1	G
11	0	1	O		1	0	1	0
10	0	1	0'	)	Û	0	1	1
	$J_1$	K <sub>1</sub>	$J_2$	K2	$J_1$	K <sub>1</sub>	$J_2$	K2

$y_1y_2\x$	0			1
00	0	0	0,	1
01	0	O	1	С
11	0	0	1	1
10	0	0	1	1
	$Y_1$	$Y_2$	$Y_1$	$Y_2$


$y_1y_2\x$	0	1
00	00/0	01/0
01	00/0	10/0
11	00 /0	11 /1
10	00/0	11/0

 $Y_1Y_2\!/z$ 

# State diagram




Step 4. Sketch timing diagram for the input sequence x = 00111100.



# Part II: Sequential Circuit Design (TTLs required: 7404, 7408, 7432, 7476)

Design a sequential circuit with two JK flip-flops A and B and one input x. When x = 0, the state of the circuit remains the same. When x = 1, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats. The output z = 1 when either x = 1 or flip-flop outputs = 11; otherwise z = 0.

Step 1: State diagram:



Step 2: Truth table:

i/p	P.	S.	N.	S.	1	4	]	В	o/p
X	УА	ув	yа	ув	$J_A$	$K_A$	$J_{\mathrm{B}}$	K <sub>B</sub>	Z
0	0	0	0	0	0	X	0	X	O
0	0	1	0	1	0	X	Х	0	0
0	1	0	1	0	X	0	0	X	0
0	1	1	1	1	X	0	X	0	1
1	0	0	0	1	0	X	1	Χ	1
1	0	1	1	1	1	Х	Χ	O	1
1	1	0	0	0	χ	1	0	X	1
1	1	1	1	0	Х	Ø	X	1	1

K-maps:

X	0	1			
уаув					
00	O	0			
01	0	1			
11	Х	X			
10	X	X			
JA = xy a					


X	0	1		
УАУВ				
00	×	X		
01	X	X		
11	0	6		
10	0	1		
KA = x 9 6				

X	0	1
уаув		
00	0	1
01	Х	Х
11	×	X
10	0	Ó
$J_{B} = \chi \tilde{g}_{A}$		

X	0	1
y <sub>A</sub> y <sub>B</sub>		
00	×	х
01	0	0
11	6	1
10	×	X
K <sub>B</sub> = × <sub>4</sub> ,		

X	0	1
уаув		
00	0	1
01	0	٦
11	1	1
10	0	1
7 = X+4,4		

Step 4: Circuit Diagram and Proteus simulation:



### **Part III: Single-bit memories**

### **RAM**

Figure 8.1 (a) shows a single-bit memory or a binary cell (BC) shown in Figure 8.1(b). The select input enables the cell for reading or writing, and the  $Read/\overline{Write}$  input determines the operation of the cell when it is selected (or enabled). A "1" in the  $Read/\overline{Write}$  input provides the read operation by forming a path from the latch to the output terminal. A "0" in the  $Read/\overline{Write}$  input provides the write operation by forming a path from the input terminal to the latch.





Figure 8.1 Memory cell.

### **ROM**


A read-only memory (ROM) is essentially a memory device in which permanent binary information is stored. The binary information must be specified by the designer and is then embedded in the cell.

#### **Procedure**

1. Use Proteus program to create a single-bit memory cell.



I is the input; RW= "1" for "read", RW= "0" for "write"; E=1 for "enable"; O is the output.



2. Simulate the single-bit RAM and fill in the table 1.

Table 1: RAM

E	RW	I	O	Operation
0	X	X	7	unenable
1	0	0	7	unite
1	0	1	የ	write
1	1	0	1	read
1	1	1	1	reza

3. Build a single bit ROM as shown below. Simulate the read operation and fill in the table





Table 2: ROM

Data	Read	Output	Operation
0	0	າ	write
0	1	0	rea <del>d</del>
1	0	7	write
1	1	1	read

## Part IV: Dot matrix display

4. Build and test the dot matrix display. Explain how to light up a particular dot at *row-i* and *column-j*.



Explain how to light up a particular dot at row-i and column-j

```
COLUMA เมื่อใช้ เลบ เป็น 1 ไม่ในแถวแนว ตั้ว แถวนั้น นู สะตัด และหากให้ เป็น 0 ไปในแกวนั้น สะดับ
ROW เมื่อใช้ เลบ เป็น 1 ไม่ในแกว แนวนอน ละ ดับ แค่ถ้า เป็น 0 ไปเกวนั้น ละติด
```

### Part V: 5x7 ROM

5. Use 2732 ROM chip to build a 5x7 ROM chip driven by the 7493 binary counter. Use input clock B and output QB, QC, and QD as a 3-bit binary counter to count from 0 to 7. Program the ROM so that the dot-matrix display a letter "A". Show the results to TA.

TA Signature: .....