30

Objectives

- To build subcircuits in Proteus
- To apply combinatorial knowledge to design and implement a 4-bit adder from full adders.

Procedure


Follow the instruction.

1. Design a 1-bit full adder(FA) using NAND gates only.


Cin\AB	00	01	11	10
0	0	1	0	1
1	1	0	1	Ö

Cin\AB	00	01	11	10
0	0	0	1	0
1	0	1	1	1


Boolean Expressions: $S = Z \oplus (x \oplus y)$ Cout = Z (x y' + x'y) + x y Sketch FA circuit using NAND gates only:



- 2. In Proteus, add the following Parts: LOGICPROBE(BIG), LOGICSTATE, NAND
- 3. Build a 1-bit full adder circuit as a subcircuit. Use the TERMINAL Mode(terminals. Use WRITE LABEL Mode() to change the subcircuit name SUB? to FA1.




4. Use SUBCIRCUIT Mode. Select INPUT to define input ports, select output to define output ports.



- 5. Make multiple copies of FA1. Rename them differently to make a 4-bit full adder. Test the adder circuit and fill out the worksheet.
- **6.** Modify the circuit to achieve a 4-bit adder/subtractor.

Sketch 4-bit full adder diagram:



CPE 223 Lab 5 Worksheet

This part must be handed in prior to the lab section. This report template is useful to prepare for each exercise's checkoff. Fill in answers for the questions requested by exercise; you may use a different sheet of paper if more convenient, but be sure to follow the template.

The following table is a guide line to verify your circuit. After constructing and testing the circuit, demonstrate each step to a TA and fill in the tables.

Decimal	2's Compl.						
	Binary		Binary		Binary		Binary
0	0000	4	0100	-8	1000	-4	1100
1	0001	5	0101	-7	1001	-3	1101
2	0010	6	0110	-6	1010	-2	1110
3	0011	7	0111	-5	1011	-1	1111

4-bit Adder: S = A + B

A	a3	a2	a1	a0	В	b3	b2	b1	b0	Cin	S	s3	s2	s1	s0
3	0	0	1	1	2	0	0	1	0	0	5	0	1	0	1
4	0	1	O	0	3	0	0	1	1	0	کو	Q	1	1	1
7	Ø	1	1	1	-1	1	1	1	1	0	6	G	1	1	O
-2	1	1	1	0	-3	1	1	0	1	0	-5	1	0	1	1
7	O	1	1	1	-8	1	0	O	0	0	1	1	1	1	1
7	0	1	1	1	1	0	0	O	1	0	- 8	1	Ð	0	G
-4	1	1	0	0	-5	1	0	1	1	0	7	0	1	1	1

[CO VI] [4 1]

In a two's complement system, how does an overflow occur? Specify an overflow in the table above.

overflow ตอนเกิน bit ที่เราต้องการคือ 4-bit และ การบวกจะ overflow ดอน เครื่องหมายเหมือนก็บ

4-bit Subtractor: S = A - B

A	a3	a2	a1	a0	В	b3	b2	b1	b0	C_{in}	Cout	s3	s2	s1	s0	S
3	0	0	1	1	-2	1	1	٩	0	1	0	O	1	0	1	5
4	0	1	O	0	-3	1	1	0	1	1	0	0	1	1	1	7
7	Ø	1	1	1	1	B	0	G	1	1	1	0	1	1	0	6
-2	1	1	1	0	3	0	0	1	1	1	1	1	o	1	1	-5
7	O	1	1	1	-8	1	O	G	0	1	Q	1	1	1	1	-1
7	0	1	1	1	-1	1	1	1	1	1	O	1	0	O	0	-8
-4	1	1	0	0	5	0	1	O	1	1	1 .	0	1	1	1	y

[11] [11] [11]

Discuss the similarity/difference between two's complement addition and subtraction.

Discuss the similarity, anticiones อะบาราก ต่าง : คอม พิง เตอร์ คิด การ วบไม่ ได้ หรือ วุ่น ราย แต่ สามารถคิด การ บรก ด้วย ตัว เลข สิดวบได้ ท่อกว่า A-8 X | A+ (-6) / เหมือน : คำทอบ

