

Features

- Advanced trench process technology
- High Density Cell Design For Ultra Low On-Resistance

MAXIMUM RANTINGS


Characteristic	Symbol	Max	Unit	
Drain-Source Voltage	BV_{DSS}	30	V	
Gate- Source Voltage	V_{GS}	<u>+</u> 12	V	
Drain Current (continuous)	I_D	5.8	A	
Drain Current (pulsed)	I_{DM}	30	A	
Total Device Dissipation T _A =25°C	PD	1400 mW		
Junction	T_{J}	150	$^{\circ}\!\mathbb{C}$	
Storage Temperature	T_{stg}	-55to+150	$^{\circ}\!\mathbb{C}$	

Electrical Characteristics

Characteristic	Symbol	Min	Тур	Max	Unit
Drain-Source Breakdown Voltage (I _D = 250uA,V _{GS} =0V)	BV _{DSS}	30		_	V
Gate Threshold Voltage (I _D = 250uA, V _{GS} = V _{DS})	V _{GS(th)}	0.7	1.1	1.4	V
Diode Forward Voltage Drop (I _S = 1 A,V _{GS} =0V)	V _{SD}	_	0.77	1	V
Zero Gate Voltage Drain Current (V _{GS} =0V, V _{DS} = 24V)	I _{DSS}	_		1	uA
Gate Body Leakage (V _{GS} =±12V, V _{DS} =0V)	IGSS			<u>+</u> 100	пA
Static Drain-Source On-State Resistance (I _D = 5.8A,V _{GS} = 10V)	R _{DS(ON)}		29	32	mΩ
Static Drain-Source On-State Resistance $(I_D=5 \text{ A}, V_{GS}=4.5 \text{ V})$	R _{DS(ON)}	_	32	36	m Ω
Static Drain-Source On-State Resistance (I _D = 4 A,V _{GS} = 2.5 V)	R _{DS(ON)}	_	40	52	mΩ
Input Capacitance (V _{GS} =0V, V _{DS} = 15 V,f=1MHz)	Ciss		823		pF
Output Capacitance (V _{GS} =0V, V _{DS} = 15 V,f=1MHz)	Coss	_	99	<u> </u>	pF
Turn-ON Time $(V_{DS}=15 \text{ V}, V_{GS}=10 \text{ V}, R_{GEN}=3 \Omega)$	t(on)	_	3.3	_	ns
Turn-OFF Time $(V_{DS}=15 \text{ V}, V_{GS}=10 \text{ V}, R_{GEN}=3\Omega)$	t(off)		26.3		ns

Page 1 of 3 Rev 8: Nov 2014 www.born-tw.com










SOT-23 PACKAGE OUTLINE Plastic surface mounted package



SOT-23		
Α	2.90 ± 0.10	
В	1.30 ± 0.10	
С	1.00 ± 0.10	
D	0.40 ± 0.10	
E	2.40 ± 0.20	
G	1.90 ± 0.10	
Н	0.95 ± 0.05	
J	0.13 ± 0.05	
K	0.00-0.10	
М	≥0.2	
Z	0.60 ± 0.10	
P	7 ± 2 °	

(UNIT): mm