




1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /FPGA DDR3 Memory/ File: DDR3_FPGA.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 2/11	

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /FPGA Power Supply/ File: FPGA_Power.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 3/11	

The image shows a blank schematic sheet with a grid. The grid has 6 columns labeled 1 to 6 and 4 rows labeled A to D. A title block is located in the bottom right corner.

Sheet: /FPGA Lattice/ File: FPGA.sch	
Title:	
Size: A4	Date:
KiCad E.D.A. eeschema 7.0.6	Rev: Id: 4/11

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /USB C Interfaces/ File: USB_C.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 5/11	

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /Power Supplies/ File: Power.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 6/11	

	1	2	3	4	5	6
A						
B						
C						
D						

Sheet: /Microcontroller: STM32 M7/M4 Dual/
File: Microcontroller.sch

Title:

Size: A4Date:

KiCad E.D.A. eeschema 7.0.6Id: 7/11

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /STM32 Power / File: MCU_Power.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 8/11	

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /Audio Codec WM8994ECS/R/ File: Codec.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 9/11	

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /Audio Input/Output/ File: Audio_IO.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6		Id: 10/11

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /STM32 DD3 Memory/ File: DDR3_MCU.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6		Id: 11/11