




1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /FPGA DDR3 Memory/ File: DDR3_FPGA.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 2/11	

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /FPGA Power Supply/ File: FPGA_Power.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 3/11	

A blank sheet of paper with a grid pattern. The grid consists of 6 columns and 4 rows. The columns are labeled 1 through 6 at the top and bottom. The rows are labeled A through D on the left and right sides. In the bottom right corner, there is a rectangular box containing text.

Sheet: /FPGA Lattice/ File: FPGA.sch	
Title:	
Size: A4	Date:
KiCad E.D.A. eeschema 7.0.6	Rev: Id: 4/11

[illegible]

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /Power Supplies/ File: Power.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 6/11	

	1	2	3	4	5	6
A						
B						
C						
D						
	1	2	3	4	5	6

Sheet: /Microcontroller: STM32 M7/M4 Dual/ File: Microcontroller.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6		Id: 7/11

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /STM32 Power / File: MCU_Power.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 8/11	

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /Audio Codec WM8994ECS/R/ File: Codec.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6	Id: 9/11	

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: /Audio Input/Output/ File: Audio_IO.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6		Id: 10/11

1		2		3		4		5		6	
A		B		C		D					
						Sheet: /STM32 DD3 Memory/ File: DDR3_MCU.sch Title: Size: A4 Date: Rev: KiCad E.D.A. eeschema 7.0.6 Id: 11/11					