


3.3V Regulation

The diagram shows an AP2112 voltage regulator (U1) configured for 3.3V regulation. The input (IN) is connected to a 5V source through capacitor C1 (1.0UF-0603). The enable pin (EN) is connected to GND. The output (OUT) is connected to a 3.3V output through capacitor C2 (1.0UF-0603). The feedback pin (FB) is connected to the output through a 10% resistor. The device is labeled U1 and AP2112.



16V~10%

J2

USB-C

VBUS

D+

D-

CC1

CC2

SHLD

GND

5V

USB_P

USB_N

SHLD

R2


5.1k

R3

5.1k

GND

GND




Pin Header

The diagram shows a 6-pin header labeled J4. The pins are numbered 1 through 6 from bottom to top. The connections are as follows:

- Pin 6: 3.3V
- Pin 5: RXI
- Pin 4: TXD
- Pin 3: (unconnected)
- Pin 2: SCAN_TRIGGER
- Pin 1: STATUS_OUT

A common ground (GND) is connected to the bottom of the header.



TITLE: \${PROJECTNAME}	
Design by: \${DESIGNER}	REV: \${REV}
Sheet: /	
Date: \${CURRENT_DATE}	Sheet: \${#}/\${#}

REV:
\$ {REV}

Sheet: $\$ \{ \# \} / \$ \{ \#\# \}$

Rev:
Id: 1/1