


OPERATING MODE:
EN/MODE HIGH = Timer Mode[1] (Default)
EN/MODE LOW = One Time[2]
[1] In Timer mode DRVn is periodically driven to enable the VREG. If DONE is set before tDRVn, DRVn will be deasserted until the next timer interval (tDRVn), otherwise DRVn will be deasserted at tDRVn. The timer can be set from 100ms to 7200s.
[2] In One Time mode DRVn will be asserted once at power on, then the DELAY pin must be asserted to enable DRVn again.

tDRVn is set via R1, which must be between 500 ohm and 170K ohm (1%)

SW1 can be used for One Time mode to trigger a fresh power up for tDRVn



Set DONE pin to indicate processing complete
Done is asserted via a LOW to HIGH transition of 100ns or greater

RTIMER Lookup Table
* See the TPL5111 datasheet for full details

100ms = 500 ohm	1s = 5.202K	1m = 22.021K	1h = 124.856K
200ms = 1000 ohm	2s = 6.788K	2m = 29.349K	2h = 170.00K
300ms = 1500 ohm	3s = 7.628K	5m = 42.887K	
400ms = 2000 ohm	4s = 8.306K	10m = 57.437K	
500ms = 2500 ohm	5s = 8.852K	30m = 92.23K	
600ms = 3000 ohm	10s = 11.199K		
700ms = 3500 ohm	30s = 16.778K		
800ms = 4000 ohm			
900ms = 4501 ohm			

ISSUE	\${COMPANY}		© \${YEAR}
DRAWN \${DRAWN}	TITLE		REV \${REV}
CHECKED \${CHECKED}	DATE	DRG No \${DRGNO}	
DATE \${DATE}	FILE: \${PROJECTNAME}	PAGE: \${#}/\${##}	

Title:		Date:		Rev:
KiCad E.D.A. eeschema 7.0.6		Id: 1/1		