





* Two MPU-60X0s can be connected to the same I2C bus
The LSB bit of the 7 bit address is determined by the logic level on pin ADO.
Default Address = 0x68 (pin ADO is logic low)
Alternative Address = 0x69 (pin ADO is logic high)

** Optional external reference clock input. Connected to GND by default.
Cut trace for external clock

*** Frame synchronization digital input. Connected to GND by default
Cut trace for external sync



Changes to V11

SCL and SDA were switched on V10, fixed on V11
Broke out VLOGIC line
C2 was mislabeled as 10nF, should have been 2.2nF.
Added selectable jumpers to CLK, FSYNC and ADO
Minor layout changes
Played around with IC footprint.
Added 4 small tcream squares to middle pad.
Rounded and elongated pads.

BOM changes

YES
C2 is now 2.2nF instead of 10nF

New Stencil

YES

Changes to V12:

-0402 --> 0603
-Changed Z-Axis symbol to reflect proper orientation from circle with x to circle with dot
-Changed NET labels in schematic to flags

Released under the Creative Commons

Attribution Share-Alike 3.0 License

<http://creativecommons.org/licenses/by-sa/3.0>



TITLE: \${PROJECTNAME}

Design by: J. Bartlett

REV:

Revision By: E. Orosel

v12

Date: \${CURRENT_DATE}

Sheet: \${#}/\${##}

Size: User

Date:

Rev:

KiCad E.D.A. eeschema 7.0.6

Id: 1/1