


Vin range:
5 to 15 VDC



TP1

2 DBUG

1 GND

Trigger

Pinout diagram for the IP2 module:

- Pin 7: APDN
- Pin 6: TDMI
- Pin 5: TDMQ
- Pin 4: LRCK
- Pin 3: BCLK
- Pin 2: MCLK
- Pin 1: I2S TP

A 3V supply is connected to pin 1. A GND connection is shown at the bottom.

S2 is optional, S1 is mandatory

[illegible]

Pinout diagram of the JP2 header for the Open Hardware module. The header has 26 pins. Pins 1-10 are labeled UIA0 through UIA9. Pins 11-12 are labeled UID8 and UID9. Pins 13-14 are labeled UID10 and UID11. Pins 15-16 are labeled RXD and TXD. Pins 17-18 are labeled MIN and MOUT. Pins 19-20 are labeled VDD and GND. Pins 21-22 are labeled VDD and GND. Pins 23-24 are labeled VDD and GND. Pins 25-26 are labeled VDD and GND. The diagram shows a 3.3V supply connected to pins 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, and 25. A GND connection is shown at the bottom. The JP2 header is labeled 'JP2' at the top.

TITLE: \${PROJECTNAME}		
Design by: Jamie Robertson & Byron Jacquot		REV V0
Date: \${CURRENTDATE}		Sheet: \${#}
Title:		
Size: User	Date:	
KiCad E.D.A.	eeschema 7.0.6	

