




This circuit compares SIGNAL to VREF(HIGH) and VREF(LOW).
If SIGNAL falls between these two voltages, the output LOGIC will be HIGH.
The STAT LED will also be ON when SIGNAL is inside the designated window.

TITLE: \${PROJECTNAME}		SFE
Document Number:		REV: v15
Date: \${CURRENT_DATE}		Sheet: \${#}/\${##}

Size: User	Date:	Rev:
KiCad E.D.A. eeschema 7.0.6		Id: 1/1