


LSM6DS3


If downstream SPI devices are hosted by the LSM6DS3, release SCx and SDx from ground by opening SJ3 and SJ4.



SJ1 controls the lowest bit of the I2C address.
Address can be:
1101011b (0x6B)
1101010b (0x6A)

JUMPER-PAD-3-20F3_NC_BY_PASTE
SJ1

SERIAL MODES
MODE1: Slave-only mode
I2C or SPI
MODE2: Sensor Hub mode
I2C or SPI with master I2C port
MODE3: AUX SPI mode
I2C and SPI access (Multi-read)



Enable pull-up resistors
for I2C operation



sparkfun



open hardware

Released under the Creative Commons
Attribution Share-Alike 4.0 License
<https://creativecommons.org/licenses/by-sa/4.0/>

TITLE: \${PROJECTNAME}

Design by:

REV:

Date: \${CURRENT_DATE}

Sheet: \${#}/\${##}

Title:

Size: User

Date:

KiCad E.D.A. eeschema 7.0.6

Rev:

Id: 1/1