




FPGA








AD-H-L




FPGA Power VCC: 2.85 – 3.465V




Clock



JTAG



MicroMod



Special Instructions

Released under the Creative Commons
Attribution Share-Alike 4.0 License
<https://creativecommons.org/licenses/by-sa/4.0/>



TITLE: \${PROJECTNAME}

Design by: **>DESIGNER**

REV: V1.0

REV

Date: \${CURRENT_DATE}

Sheet: $\$ \{ \# \} / \$ \{ \#\# \}$

Sheet: /
File: working.kicad_sch

Title:

Size: User	Date:
KiCad E.D.A.	eeschema 7.0.6

Rev:

d: 1/1