


3.3V Regulation

The diagram shows an AP2112 voltage regulator circuit. The input (IN) is connected to a 5V source through capacitor C1 (1.0UF-0603). The enable pin (EN) is connected to GND. The output (OUT) is connected to a 3.3V output through capacitor C2 (1.0UF-0603). The output voltage is labeled as 3.3V with a 1.0% tolerance. The chip is labeled AP2112.

Vin Range: 2.5 – 6.0 V



16V~10%

J2

USB-C

VBUS

D+

D-

CC1

CC2

SHLD

GND

5V

USB_P

USB_N

R2


5.1k

R3

5.1k

GND

GND



Pin Header

A diagram of a 6-pin header labeled J4. The pins are numbered 1 through 6 from bottom to top. The connections are as follows:

- Pin 6: Connected to 3.3V
- Pin 5: Connected to TX0
- Pin 4: Connected to RX1
- Pin 3: Connected to SCAN_TRIGGER
- Pin 2: Connected to STATUS_OUT
- Pin 1: Connected to GND

