RISC-V Instruction Set Summary




Figure B.1 RISC-V 32-bit instruction formats

imm: signed immediate in imm_{11:0}
 uimm: 5-bit unsigned immediate in imm_{4:0}
 upimm: 20 upper bits of a 32-bit immediate, in imm_{31:12}
 Address: memory address: rs1 + SignExt(imm_{11:0})
 [Address]: data at memory location Address

 $\begin{tabular}{lll} \bullet \ \mathsf{BTA:} & branch \ target \ address: PC + SignExt(\{imm_{12:1}, 1'b0\}) \\ \bullet \ \mathsf{JTA:} & jump \ target \ address: PC + SignExt(\{imm_{20:1}, 1'b0\}) \\ \bullet \ \mathsf{label:} & text \ indicating \ instruction \ address \\ \bullet \ \mathsf{SignExt:} & value \ sign-extended \ to \ 32 \ bits \\ \bullet \ \mathsf{ZeroExt:} & value \ zero-extended \ to \ 32 \ bits \\ \end{tabular}$

• csr: control and status register

Table B.1 RV32I: RISC-V integer instructions

op	funct3	funct7	Type	Instruc	ction		Description	Operation
0000011 (3)	000	_	I	1b	rd,	imm(rs1)	load byte	rd = SignExt([Address] _{7:0})
0000011 (3)	001	-	I	1h	rd,	imm(rs1)	load half	rd = SignExt([Address] _{15:0})
0000011 (3)	010	_	I	1w	rd,	imm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	-	I	1bu	rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	-	I	1hu	rd,	imm(rs1)	load half unsigned	rd = ZeroExt([Address] _{15:0})
0010011 (19)	000	-	I	addi	rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli	rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	-	I	slti	rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	-	I	sltiu	rd,	rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	_	I	xori	rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli	rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I	srai	rd,	rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	_	I	ori	rd,	rs1, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	_	I	andi	rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	-	_	U	auipc		upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	_	S	sb		imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	_	S	sh	rs2,	imm(rs1)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	_	S	SW	rs2,	imm(rs1)	store word	[Address] _{31:0} = rs2
0110011 (51)	000	0000000	R	add	rd,	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub	rd,	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	s11	rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	0000000	R	slt	rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu	rd,	rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor	rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl	rd,	rs1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	101	0100000	R	sra	rd,	rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 _{4:0}
0110011 (51)	110	0000000	R	or	rd,	rs1, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and	rd,	rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	_	-	U	lui	rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	_	В	beq		rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	_	В	bne		rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	-	В	blt		rs2, label	Brunen ii 4	if (rs1 < rs2) PC = BTA
1100011 (99)	101	_	В	bge		rs2, label	oranen n =	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	_	В	bltu		rs2, label		if (rs1 < rs2) PC = BTA
1100011 (99)	111	-	В	bgeu	rs1,	rs2, label	0	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	-	I	jalr	rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	_	_	J	jal	rd,	label	jump and link	PC = JTA, $rd = PC + 4$

 * Encoded in instr $_{31:25}$, the upper seven bits of the immediate field

Table B.2 RV64I: Extra integer instructions

op	funct3	funct7	Type	Instruction	Description	Operation
0000011 (3)	011	_	I	ld rd,imm(rs1)	load double word	rd=[Address] _{63:0}
0000011 (3)	110	_	I	lwu rd, imm(rs1)	load word unsigned	rd=ZeroExt([Address] _{31:0})
0011011 (27)	000	_	I	addiw rd, rs1, imm	add immediate word	rd=SignExt((rs1+SignExt(imm)) _{31:0})
0011011 (27)	001	0000000	I	slliw rd, rs1, uimm	shift left logical immediate word	rd=SignExt((rs1 _{31:0} << uimm) _{31:0})
0011011 (27)	101	0000000	I	srliw rd, rs1, uimm	shift right logical immediate word	$rd = SignExt((rs1_{31:0} >> uimm)_{31:0})$
0011011 (27)	101	0100000	I	sraiw rd, rs1, uimm	shift right arith. immediate word	rd=SignExt((rs1 _{31:0} >>> uimm) _{31:0})
0100011 (35)	011	_	S	sd rs2,imm(rs1)	store double word	[Address] _{63:0} =rs2
0111011 (59)	000	0000000	R	addw rd, rs1, rs2	add word	rd=SignExt((rs1+rs2) _{31:0})
0111011 (59)	000	0100000	R	subw rd, rs1, rs2	subtract word	$rd = SignExt((rs1-rs2)_{31:0})$
0111011 (59)	001	0000000	R	sllw rd, rs1, rs2	shift left logical word	$rd = SignExt((rs1_{31:0} << rs2_{4:0})_{31:0})$
0111011 (59)	101	0000000	R	srlw rd, rs1, rs2	shift right logical word	$rd = SignExt((rs1_{31:0} >> rs2_{4:0})_{31:0})$
0111011 (59)	101	0100000	R	sraw rd, rs1, rs2	shift right arithmetic word	rd=SignExt((rs1 _{31:0} >>>rs2 _{4:0}) _{31:0})

In RV64I, registers are 64 bits, but instructions are still 32 bits. The term "word" generally refers to a 32-bit value. In RV64I, immediate shift instructions use 6-bit immediates: uimm_{5:0}; but for word shifts, the most significant bit of the shift amount (uimm₅) must be 0. Instructions ending in "w" (for "word") operate on the lower half of the 64-bit registers. Sign- or zero-extension produces a 64-bit result.

Table B.3 RVF/D: RISC-V single- and double-precision floating-point instructions

op	funct3	funct7	rs2	Type	Instruction	Description	Operation
1000011 (67)	rm	fs3, fmt	_	R4	fmadd fd,fs1,fs2,fs3	multiply-add	fd = fs1 * fs2 + fs3
1000111 (71)	rm	fs3, fmt	_	R4	fmsub fd,fs1,fs2,fs3	multiply-subtract	fd = fs1 * fs2 - fs3
1001011 (75)	rm	fs3, fmt	_	R4	fnmsub fd,fs1,fs2,fs3	negate multiply-add	fd = -(fs1 * fs2 + fs3)
1001111 (79)	rm	fs3, fmt	_	R4	fnmadd fd,fs1,fs2,fs3	negate multiply-subtract	fd = -(fs1 * fs2 - fs3)
1010011 (83)	rm	00000, fmt	_	R	fadd fd,fs1,fs2	add	fd = fs1 + fs2
1010011 (83)	rm	00001, fmt	_	R	fsub fd,fs1,fs2	subtract	fd = fs1 - fs2
1010011 (83)	rm	00010, fmt	_	R	fmul fd,fs1,fs2	multiply	fd = fs1 * fs2
1010011 (83)	rm	00011, fmt	_	R	fdiv fd,fs1,fs2	divide	fd = fs1 / fs2
1010011 (83)	rm	01011, fmt	00000	R	fsqrt fd,fs1	square root	fd = sqrt(fs1)
1010011 (83)	000	00100, fmt	_	R	fsgnj fd,fs1,fs2	sign injection	fd = fs1, sign = sign(fs2)
1010011 (83)	001	00100, fmt	_	R	fsgnjn fd,fs1,fs2	negate sign injection	fd = fs1, $sign = -sign(fs2)$
1010011 (83)	010	00100, fmt	_	R	fsgnjx fd,fs1,fs2	xor sign injection	fd = fs1,
1010011 (02)	000	00101 (D	fmin fd fol fol		$sign = sign(fs2) \wedge sign(fs1)$
1010011 (83)	000	00101, fmt	-	R	fmin fd,fs1,fs2	min	fd = min(fs1, fs2)
1010011 (83)	001	00101, fmt	_	R	fmax fd,fs1,fs2	max	fd = max(fs1, fs2) rd = (fs1 == fs2)
1010011 (83)	010	10100, fmt	_	R	feq rd,fs1,fs2 flt rd,fs1,fs2	compare =	rd = (fs1 < fs2)
1010011 (83)	001	10100, fmt	_	R	1 1	compare <	$rd = (fs1 < fs2)$ $rd = (fs1 \le fs2)$
1010011 (83)	000	10100, fmt	-	R	fle rd,fs1,fs2 fclass rd,fs1	compare ≤	rd = (ISI & IS2) rd = classification of fs1
1010011 (83)	001	11100, fmt	00000	K	•	classify	rd = classification of fsi
0000111 (7)	010	ı		T	RVF only flw fd, imm(rs1)	1 10	Ed - [Addmass]
0000111 (7)	010	_	_	I	fsw fs2,imm(rs1)	load float	$fd = [Address]_{31:0}$ $[Address]_{31:0} = fd$
0100111 (39)	010	1100000	-	S		store float	rd = integer(fs1)
1010011 (83)	rm	1100000	00000		fcvt.w.s rd, fs1 fcvt.wu.s rd, fs1	convert to integer	rd = Integer(TSI) rd = unsigned(fs1)
1010011 (83)	rm	1100000		R	fcvt.s.w fd, rs1	convert to unsigned integer	fd = float(rs1)
1010011 (83)	rm	1101000	00000		fcvt.s.wu fd, rs1	convert int to float	fd = float(rs1)
1010011 (83)	rm	1101000		R	fmv.x.w rd, fs1	convert unsigned to float	rd = fs1
1010011 (83)	000	1110000	00000		·	move to integer register	rd = rs1
1010011 (83)	000	1111000	00000	K		move to f.p. register	IU = rsi
0000111 (7)	011			I	RVD only fld fd, imm(rs1)	load double	$fd = [Address]_{63:0}$
0100111 (7)	011	-	_	S	fsd fs2,imm(rs1)	store double	$[Address]_{63:0} = fd$
	-	1100001	00000	-	fcvt.w.d rd, fs1		rd = integer(fs1)
1010011 (83)	rm rm	1100001		R R	fcvt.wu.d rd, fs1	convert to integer convert to unsigned integer	rd = unsigned(fs1)
1010011 (83)		1100001	00001		fcvt.d.w fd, rs1	convert to unsigned integer	fd = double(rs1)
1010011 (83)	rm	1101001		R	fcvt.d.wu fd, rs1	convert int to double	fd = double(rs1)
1010011 (83)	rm rm	0100000		R	fcvt.s.d fd, fs1	convert unsigned to double	fd = float(fs1)
1010011 (83)	rm	0100000	000001		fcvt.d.s fd, fs1	convert float to double	fd = double(fs1)
1010011 (83)	1111	0100001	00000	IV	ICVC.u.S IU, ISI	convert moat to double	In donnie(121)

fs1, fs2, fs3, fd: floating-point registers. fs1, fs2, and fd are encoded in fields rs1, rs2, and rd; only R4-type also encodes fs3. fmt: precision of computational instruction (single=002, double=012, quad=112). rm: rounding mode (0=to nearest, 1=toward zero, 2=down, 3=up, 4=to nearest (max magnitude), 7=dynamic). sign(fs1): the sign of fs1.